www.ti.com

FEATURES

DESCRIPTION

APPLICATIONS

AI

BI

GND

E1

VCC

DI

E2

CI

AO

BO

CO

DO

9

10

16

15

14

13

12

11

1

2

3

4

5

6

7

8

DW AND D PACKAGE

(TOP VIEW)

CO

DO

BO

AO

AI

BI

CI

DI

E1

E2

AO

AO

BO

BO

CO

CO

DO

DO

FUNCTIONAL DIAGRAM

E1

E2 Condition

0

0

Active

1

0

Active

0

1

Disabled

1

1

Active

ENABLE TRUTH TABLE

TB5D1M, TB5D2H

SLLS579B – SEPTEMBER 2003 – REVISED MAY 2004

QUAD DIFFERENTIAL PECL DRIVERS

•

Functional Replacements for the Agere

These quad differential drivers are TTL input to

BDG1A, BPNGA and BDGLA

pseudo-ECL differential output used for digital data

transmission over balanced transmission lines.

•

Pin-Equivalent to the General-Trade 26LS31

Device

The TB5D1M device is a pin and functional replace-

ment for the Agere systems BDG1A and BPNGA

•

2.0 ns Maximum Propagation Delays

quad differential drivers. The TB5D1M has a built-in

•

0.15 ns Output Skew Typical Between

± Pairs

lightning protection circuit to absorb large transitions

•

Capable of Driving 50-

Ω Loads

on the transmission lines without destroying the

•

5.0-V or 3.3-V Supply Operation

device. When the circuit is powered down it loads the

transmission line, because of the protection circuit.

•

TB5D1M Includes Surge Protection on

Differential Outputs

The TB5D2H device is a pin and functional replace-

ment for the Agere systems BDG1A and BDGLA

•

quad differential drivers. Upon power down the

•

Third State Output Capability

TB5D2H output circuit appears as an open circuit and

•

-40

°C to 85°C Operating Temp Range

does not load the transmission line.

•

ESD Protection HBM > 3 kV and CDM > 2 kV

Both drivers feature a 3-state output with a third-state

•

Available in Gull-Wing SOIC (JEDEC MS-013,

level of less than 0.1 V.

DW) and SOIC (D) Packages

The packaging options available for these quad

differential

line

drivers

include

a

16-pin

SOIC

gull-wing (DW) and a 16-pin SOIC (D) package.

•

Digital Data or Clock Transmission Over

Both drivers are characterized for operation from

Balanced Transmission Lines

-40

°C to 85°C

The logic inputs of this device include internal pull-up

resistors of approximately 40 k

Ω that are connected

are open circuited.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Copyright © 2003–2004, Texas Instruments Incorporated

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.