Electronic Components Datasheet Search |
|
SLG46127 Datasheet(PDF) 21 Page - Dialog Semiconductor |
|
SLG46127 Datasheet(HTML) 21 Page - Dialog Semiconductor |
21 / 88 page 000-0046127-101 Page 20 of 87 SLG46127 7.7 Matrix OE IO Structure 7.7.1 Matrix OE IO Structure (for Pin 2, 10) Figure 4. Matrix OE IO Structure Diagram PAD Digital In S0 S1 pull_up_en 10 k 90 k 900 k Res_sel[1:0] 00: floating 01: 10 k 10: 100 k 11: 1 M wosmt_en smt_en lv_en Low Voltage Input Schmitt Trigger Input Non-Schmitt Trigger Input Input Mode [1:0] 00: Digital In without Schmitt Trigger, wosmt_en=1 01: Digital In with Schmitt Trigger, smt_en=1 10: Low Voltage Digital In mode, lv_en = 1 11: analog IO mode Output Mode [1:0] 00: 1x push-pull mode, pp1x_en=1 01: 2x push-pull mode, pp2x_en=1, pp1x_en=1 10: 1x NMOS open drain mode, od1x_en=1 11: 2x NMOS open drain mode, od2x_en=1, od1x_en=1 Analog IO Digital Out Digital Out OE od2x_en OE od1x_en Digital Out OE pp2x_en Digital Out OE pp1x_en |
Similar Part No. - SLG46127 |
|
Similar Description - SLG46127 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |