Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT72V04L35JI Datasheet(PDF) 4 Page - Integrated Device Technology

Part # IDT72V04L35JI
Description  3.3 VOLT CMOS ASYNCHRONOUS FIFO
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72V04L35JI Datasheet(HTML) 4 Page - Integrated Device Technology

  IDT72V04L35JI Datasheet HTML 1Page - Integrated Device Technology IDT72V04L35JI Datasheet HTML 2Page - Integrated Device Technology IDT72V04L35JI Datasheet HTML 3Page - Integrated Device Technology IDT72V04L35JI Datasheet HTML 4Page - Integrated Device Technology IDT72V04L35JI Datasheet HTML 5Page - Integrated Device Technology IDT72V04L35JI Datasheet HTML 6Page - Integrated Device Technology IDT72V04L35JI Datasheet HTML 7Page - Integrated Device Technology IDT72V04L35JI Datasheet HTML 8Page - Integrated Device Technology IDT72V04L35JI Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
4
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V01/72V02/72V03/72V04/72V05/72V06 3.3V ASYNCHRONOUS FIFO
512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 and 16,384 x 9
SIGNAL DESCRIPTIONS
INPUTS:
DATA IN (D0 – D8)
Data inputs for 9-bit wide data.
CONTROLS:
RESET (
RS)
Reset is accomplished whenever the Reset (
RS) input is taken to a LOW
state. During reset, both internal read and write pointers are set to the first
location. A reset is required after power up before a write operation can take
place. Both the Read Enable (
R) and Write Enable (W) inputs must be
in the HIGH state during the window shown in Figure 2, (i.e., tRSS
before the rising edge of
RS ) and should not change until tRSR after
the rising edge of
RS. Half-Full Flag (HF) will be reset to HIGH after
Reset (
RS).
WRITE ENABLE (
W)
A write cycle is initiated on the falling edge of this input if the Full Flag (
FF)
isnotset. Datasetupandholdtimesmustbeadheredtowithrespecttotherising
edge of the Write Enable (
W). DataisstoredintheRAMarraysequentiallyand
independently of any ongoing read operation.
After half of the memory is filled and at the falling edge of the next write
operation, the Half-Full Flag (
HF)willbesettoLOWandwillremainsetuntilthe
difference between the write pointer and read pointer is less than or equal to
one half of the total memory of the device. The Half-Full Flag (
HF)isthenreset
by the rising edge of the read operation.
To prevent data overflow, the Full Flag (
FF) will go LOW, inhibiting further
write operations. Upon the completion of a valid read operation, the Full Flag
(
FF) will go HIGH after tRFF, allowing a valid write to begin. When the FIFO
is full, the internal write pointer is blocked from
W,soexternalchangesinWwill
not affect the FIFO when it is full.
READ ENABLE (
R)
A read cycle is initiated on the falling edge of the Read Enable (
R)provided
theEmptyFlag(
EF)isnotset.ThedataisaccessedonaFirst-In/First-Outbasis,
independent of any ongoing write operations. After Read Enable (
R) goes
HIGH,theDataOutputs(Q0– Q8)willreturntoahighimpedanceconditionuntil
thenextReadoperation. WhenalldatahasbeenreadfromtheFIFO,theEmpty
Flag (
EF)willgoLOW,allowingthe“final”readcyclebutinhibitingfurtherread
operations with the data outputs remaining in a high impedance state. Once a
validwriteoperationhasbeenaccomplished,theEmptyFlag(
EF)willgoHIGH
aftertWEFandavalidReadcanthenbegin. WhentheFIFOisempty,theinternal
read pointer is blocked from
RsoexternalchangesinRwillnotaffecttheFIFO
when it is empty.
FIRST LOAD/RETRANSMIT (
FL/RT)
This is a dual-purpose input. In the Depth Expansion Mode, this pin is
groundedtoindicatethatitisthefirstloaded(seeOperatingModes).IntheSingle
Device Mode, this pin acts as the retransmit input. The Single Device Mode is
initiated by grounding the Expansion In (
XI).
These FIFOs can be made to retransmit data when the Retransmit Enable
control(
RT)inputispulsedLOW. Aretransmitoperationwillsettheinternalread
pointer to the first location and will not affect the write pointer. Read Enable (
R)
andWriteEnable(
W)mustbeintheHIGHstateduringretransmit.Thisfeature
is useful when less than 512/1,024/2,048/4,096/8,192/16,384 writes are
performed between resets. The retransmit feature is not compatible with the
Depth Expansion Mode and will affect the Half-Full Flag (
HF), depending on
the relative locations of the read and write pointers.
EXPANSION IN (
XI)
This input is a dual-purpose pin. Expansion In (
XI) is grounded to indicate
an operation in the single device mode. Expansion In (
XI) is connected to
Expansion Out (
XO) of the previous device in the Depth Expansion or Daisy
Chain Mode.
OUTPUTS:
FULL FLAG (
FF)
The Full Flag (
FF)willgoLOW,inhibitingfurtherwriteoperation,whenthe
writepointerisonelocationlessthanthereadpointer,indicatingthatthedevice
is full. If the read pointer is not moved after Reset (
RS), the Full-Flag (FF) will
go LOW after 512/1,024/2,048/4,096/8,192/16,384 writes to the IDT72V01/
72V02/72V03/72V04/72V05/72V06.
EMPTY FLAG (
EF)
The Empty Flag (
EF)willgoLOW,inhibitingfurtherreadoperations,when
the read pointer is equal to the write pointer, indicating that the device is empty.
EXPANSION OUT/HALF-FULL FLAG (
XO/HF)
This is a dual-purpose output. In the single device mode, when Expansion
In (
XI) is grounded, this output acts as an indication of a half-full memory.
After half of the memory is filled and at the falling edge of the next write
operation, the Half-Full Flag (
HF) will be set LOW and will remain set until the
difference between the write pointer and read pointer is less than or equal to
one half of the total memory of the device. The Half-Full Flag (
HF)isthenreset
by using rising edge of the read operation.
IntheDepthExpansionMode,ExpansionIn(
XI)isconnectedtoExpansion
Out (
XO)ofthepreviousdevice.Thisoutputactsasasignaltothenextdevice
in the Daisy Chain by providing a pulse to the next device when the previous
device reaches the last location of memory.
DATA OUTPUTS (Q0 – Q8)
Data outputs for 9-bit wide data. This data is in a high impedance condition
whenever Read (
R) is in a HIGH state.


Similar Part No. - IDT72V04L35JI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V04L35J IDT-IDT72V04L35J Datasheet
133Kb / 13P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9, 4096 x 9
More results

Similar Description - IDT72V04L35JI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V01 IDT-IDT72V01_12 Datasheet
301Kb / 12P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO
logo
Renesas Technology Corp
IDT72V01 RENESAS-IDT72V01 Datasheet
288Kb / 13P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO
NOVEMBER 2017
logo
Integrated Device Techn...
IDT72V81 IDT-IDT72V81_17 Datasheet
100Kb / 12P
   3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO
logo
Renesas Technology Corp
IDT72V81 RENESAS-IDT72V81 Datasheet
274Kb / 13P
   3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO
NOVEMBER 2017
logo
Integrated Device Techn...
IDT72V81 IDT-IDT72V81_12 Datasheet
290Kb / 12P
   3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO
IDT72V81 IDT-IDT72V81_06 Datasheet
140Kb / 12P
   3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO
IDT72V271 IDT-IDT72V271 Datasheet
310Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V285 IDT-IDT72V285 Datasheet
213Kb / 25P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V275 IDT-IDT72V275_14 Datasheet
205Kb / 25P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V261LA IDT-IDT72V261LA_14 Datasheet
361Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com