Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XE3005 Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

Part # XE3005
Description  Low-Power Audio CODEC
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

XE3005 Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button XE3005 Datasheet HTML 3Page - List of Unclassifed Manufacturers XE3005 Datasheet HTML 4Page - List of Unclassifed Manufacturers XE3005 Datasheet HTML 5Page - List of Unclassifed Manufacturers XE3005 Datasheet HTML 6Page - List of Unclassifed Manufacturers XE3005 Datasheet HTML 7Page - List of Unclassifed Manufacturers XE3005 Datasheet HTML 8Page - List of Unclassifed Manufacturers XE3005 Datasheet HTML 9Page - List of Unclassifed Manufacturers XE3005 Datasheet HTML 10Page - List of Unclassifed Manufacturers XE3005 Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
Data Sheet
XE3005/XE3006
7
D0212-116
2.1.4
Digital Loop Back
In digital loop back mode, the ADC output is routed directly to the DAC input. This allows in-circuit system level
tests. The digital loop back mode can be selected through register J.
2.1.5
Operating Frequency
A master clock (MCLK) has to be applied to the XE3005/3006. The clock frequency of the signal applied to the
MCLK pin may vary between 1.024 MHz minimum and 33.9 MHz maximum. The maximum internal clock signal
frequency (MCLK/div_factor) should not exceed 12.288 MHz.
The div_factor can be set by the user in register I to 1,2 or 4. The default value for div_factor is ‘1’.
2.1.6
Serial Audio Interface
The Serial Audio Interface is a 4-wire interface for bi-directional communication of audio data. It operates on the
bit serial clock BCLK and the frame synchronization signal FSYNC. The sampling frequency of the CODEC
corresponds to the rate at which the Audio Serial Interface will put out succeeding frames. One frame always
corresponds to one sample. One frame always contains 2 channels.
Synchronizing the Serial Audio Interface to the MCLK is recommended. FSYNC and MCLK must have a fixed
ratio as defined by the following relation:
FSYNC = Sampling frequency = frame rate = MCLK/(256 x div_factor).
The pin BCLK defines the time when the data must be presented to the serial audio interface and shifted into (pin
SDI) or out of (pin SDO) the CODEC. The number of BCLK periods in one FSYNC period is 32. The user can
select to use the first 16 clock cycles (channel 1) or the second 16 clock cycles (channel 2) of BLCK to shift in or
out the data samples.
The table below shows some examples of the relationships between MCLK, BCLK and FSYNC
MCLK
Div_factor
BCLK
FSYNC
2048 kHz
1
256 kHz
8 kHz
8192 kHz
4
256 kHz
8 kHz
5120 kHz
1
640 kHz
20 kHz
22579.2 kHz
2
1411.2 kHz
44.1 kHz
The table below shows the possible functional configurations of the serial audio interface
CODEC
supported protocol
master
LFS (long frame sync)
slave
LFS (long frame sync), SFS (short frame sync)
By default the Serial Audio Interface operates in slave, SFS mode. In slave mode the user needs to generate the
signals BLCK, FSYNC and supply to the CODEC.
In master mode the CODEC generates the BLCK and FSYNC signals. In that case the BLCK operates at 32
times the frequency of FSYNC. The CODEC master mode can be used with the LFS protocol only.
The register J is used for the different setups of the serial audio interface.


Similar Part No. - XE3005

ManufacturerPart #DatasheetDescription
logo
Semtech Corporation
XE3005 SEMTECH-XE3005 Datasheet
379Kb / 37P
   Low-Power Audio CODEC
More results

Similar Description - XE3005

ManufacturerPart #DatasheetDescription
logo
Analog Devices
SSM2604 AD-SSM2604 Datasheet
490Kb / 28P
   Low Power Audio Codec
REV. 0
SSM2602 AD-SSM2602_08 Datasheet
659Kb / 32P
   Low Power Audio Codec
REV. 0
logo
Suzhou Everest Semicond...
ES8316 EVEREST-ES8316 Datasheet
693Kb / 12P
   Low Power Audio CODEC
logo
Analog Devices
SSM2604 AD-SSM2604_17 Datasheet
490Kb / 29P
   Low Power Audio Codec
SSM2604 AD-SSM2604_18 Datasheet
439Kb / 28P
   Low Power Audio Codec
SSM2603 AD-SSM2603_18 Datasheet
504Kb / 31P
   Low Power Audio Codec
SSM2603 AD-SSM2603_17 Datasheet
585Kb / 33P
   Low Power Audio Codec
SSM2602 AD-SSM2602 Datasheet
611Kb / 28P
   Low Power Audio Codec
Rev. PrB
logo
Suzhou Everest Semicond...
ES8388S EVEREST-ES8388S Datasheet
855Kb / 29P
   Low Power Audio CODEC
ES8323S EVEREST-ES8323S Datasheet
857Kb / 28P
   Low Power Audio CODEC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com