Electronic Components Datasheet Search |
|
EVAL-ADF4154EB1 Datasheet(PDF) 4 Page - Analog Devices |
|
EVAL-ADF4154EB1 Datasheet(HTML) 4 Page - Analog Devices |
4 / 20 page ADF4154 Rev. 0 | Page 4 of 20 TIMING CHARACTERISTICS Table 2. AVDD = DVDD = SDVDD = 2.7 V to 3.3 V; VP = AVDD to 5.5 V; AGND = DGND = 0 V; TA = TMIN to TMAX, unless otherwise noted; dBm referred to 50 Ω. Parameter1 Limit at TMIN to TMAX (B Version) Unit Test Conditions/Comments t1 20 ns min LE Setup Time t2 10 ns min DATA to CLOCK Setup Time t3 10 ns min DATA to CLOCK Hold Time t4 25 ns min CLOCK High Duration t5 25 ns min CLOCK Low Duration t6 10 ns min CLOCK to LE Setup Time t7 20 ns min LE Pulse Width 1 Guaranteed by design, but not production tested. CLOCK DATA LE LE DB23 (MSB) DB22 DB2 DB1 (CONTROL BIT C2) DB0 (LSB) (CONTROL BIT C1) t1 t2 t3 t7 t6 t4 t5 Figure 2. Timing Diagram |
Similar Part No. - EVAL-ADF4154EB1 |
|
Similar Description - EVAL-ADF4154EB1 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |