Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

X4283AL Datasheet(PDF) 11 Page - Xicor Inc.

Part # X4283AL
Description  CPU Supervisor with 128K EEPROM
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XICOR [Xicor Inc.]
Direct Link  http://www.xicor.com
Logo XICOR - Xicor Inc.

X4283AL Datasheet(HTML) 11 Page - Xicor Inc.

Back Button X4283AL Datasheet HTML 7Page - Xicor Inc. X4283AL Datasheet HTML 8Page - Xicor Inc. X4283AL Datasheet HTML 9Page - Xicor Inc. X4283AL Datasheet HTML 10Page - Xicor Inc. X4283AL Datasheet HTML 11Page - Xicor Inc. X4283AL Datasheet HTML 12Page - Xicor Inc. X4283AL Datasheet HTML 13Page - Xicor Inc. X4283AL Datasheet HTML 14Page - Xicor Inc. X4283AL Datasheet HTML 15Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 22 page
background image
X4283/85 – Preliminary Information
Characteristics subject to change without notice.
11 of 22
REV 1.17 11/27/00
www.xicor.com
Serial Read Operations
Read operations are initiated in the same manner as
write operations with the exception that the R/W bit of
the Slave Address Byte is set to one. There are three
basic read operations: Current Address Reads, Ran-
dom Reads, and Sequential Reads.
Current Address Read
Internally the device contains an address counter that
maintains the address of the last word read incre-
mented by one. Therefore, if the last read was to
address n, the next read operation would access data
from address n+1. On power up, the address of the
address counter is undefined, requiring a read or write
operation for initialization.
Upon receipt of the Slave Address Byte with the R/W
bit set to one, the device issues an acknowledge and
then transmits the eight bits of the Data Byte. The mas-
ter terminates the read operation when it does not
respond with an acknowledge during the ninth clock
and then issues a stop condition. Refer to Figure 12 for
the
address,
acknowledge,
and
data
transfer
sequence.
It should be noted that the ninth clock cycle of the read
operation is not a “don’t care.” To terminate a read
operation, the master must either issue a stop condi-
tion during the ninth cycle or hold SDA HIGH during the
ninth clock cycle and then issue a stop condition.
Figure 12. Current Address Read Sequence
S
t
a
r
t
S
t
o
p
Slave
Address
Data
A
C
K
SDA Bus
Signals from
the Slave
Signals from
the Master
1
1 0 1 0
Random Read
Random read operation allows the master to access
any memory location in the array. Prior to issuing the
Slave Address Byte with the R/W bit set to one, the
master must first perform a “dummy” write operation.
The master issues the start condition and the Slave
Address Byte, receives an acknowledge, then issues
the Word Address Bytes. After acknowledging receipts
of the Word Address Bytes, the master immediately
issues another start condition and the Slave Address
Byte with the R/W bit set to one. This is followed by an
acknowledge from the device and then by the eight bit
word. The master terminates the read operation by not
responding with an acknowledge and then issuing a
stop condition. Refer to Figure 13 for the address,
acknowledge, and data transfer sequence.
Figure 13. Random Address Read Sequence
0
Slave
Address
Word Address
Byte 1
A
C
K
A
C
K
S
t
a
r
t
S
t
o
p
Slave
Address
Data
A
C
K
1
S
t
a
r
t
SDA Bus
Signals from
the Slave
Signals from
the Master
Word Address
Byte 0
A
C
K
0
1
0
1


Similar Part No. - X4283AL

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X4283 INTERSIL-X4283 Datasheet
322Kb / 21P
   CPU Supervisor with 128K EEPROM
X4283 INTERSIL-X4283 Datasheet
344Kb / 22P
   CPU Supervisor with 128K EEPROM
logo
Renesas Technology Corp
X4283 RENESAS-X4283 Datasheet
881Kb / 22P
   128K, 16K x 8 Bit CPU Supervisor with 128K EEPROM
May 23, 2006
logo
Intersil Corporation
X4283S8 INTERSIL-X4283S8 Datasheet
322Kb / 21P
   CPU Supervisor with 128K EEPROM
X4283S8 INTERSIL-X4283S8 Datasheet
344Kb / 22P
   CPU Supervisor with 128K EEPROM
More results

Similar Description - X4283AL

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X4283 INTERSIL-X4283_06 Datasheet
344Kb / 22P
   CPU Supervisor with 128K EEPROM
X4283 INTERSIL-X4283 Datasheet
322Kb / 21P
   CPU Supervisor with 128K EEPROM
logo
Renesas Technology Corp
X4283 RENESAS-X4283 Datasheet
881Kb / 22P
   128K, 16K x 8 Bit CPU Supervisor with 128K EEPROM
May 23, 2006
logo
Intersil Corporation
X4323 INTERSIL-X4323_06 Datasheet
342Kb / 22P
   CPU Supervisor with 32k EEPROM
X4163 INTERSIL-X4163_06 Datasheet
352Kb / 22P
   CPU Supervisor with 16K EEPROM
X4163 INTERSIL-X4163 Datasheet
333Kb / 21P
   CPU Supervisor with 16K EEPROM
X4043-45 INTERSIL-X4043-45 Datasheet
420Kb / 24P
   CPU Supervisor with 4kbit EEPROM
December 9, 2015
logo
Xicor Inc.
X4643 XICOR-X4643 Datasheet
408Kb / 22P
   CPU Supervisor with 64K EEPROM
logo
Intersil Corporation
X4043 INTERSIL-X4043_06 Datasheet
371Kb / 24P
   CPU Supervisor with 4kbit EEPROM
X4043 INTERSIL-X4043 Datasheet
373Kb / 24P
   CPU Supervisor with 4kbit EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com