Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

NT5SV16M4DT Datasheet(PDF) 8 Page - List of Unclassifed Manufacturers

Part # NT5SV16M4DT
Description  64Mb Synchronous DRAM
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

NT5SV16M4DT Datasheet(HTML) 8 Page - List of Unclassifed Manufacturers

Back Button NT5SV16M4DT Datasheet HTML 4Page - List of Unclassifed Manufacturers NT5SV16M4DT Datasheet HTML 5Page - List of Unclassifed Manufacturers NT5SV16M4DT Datasheet HTML 6Page - List of Unclassifed Manufacturers NT5SV16M4DT Datasheet HTML 7Page - List of Unclassifed Manufacturers NT5SV16M4DT Datasheet HTML 8Page - List of Unclassifed Manufacturers NT5SV16M4DT Datasheet HTML 9Page - List of Unclassifed Manufacturers NT5SV16M4DT Datasheet HTML 10Page - List of Unclassifed Manufacturers NT5SV16M4DT Datasheet HTML 11Page - List of Unclassifed Manufacturers NT5SV16M4DT Datasheet HTML 12Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 21 page
background image
NT5SV16M4DT
NT5SV8M8DT
NT5SV4M16DT
64Mb Synchronous DRAM
REV 1.1
10/01
8
© NANYA TECHNOLOGY CORP. All rights reserved.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Command Truth Table (See note 1)
Function
Device State
CKE
CS
RAS
CAS
WE
DQM
BS0,
BS1
A10
A11,
A11,
A9-A0
Notes
Previous
Cycle
Current
Cycle
Mode Register Set
Idle
H
X
L
L
L
L
X
OP Code
Auto (CBR) Refresh
Idle
H
H
L
L
L
H
X
X
X
X
Entry Self Refresh
Idle
H
L
L
L
L
H
X
X
X
X
Exit Self Refresh
Idle (Self-
Refresh)
L
H
H
X
X
X
X
X
X
X
L
H
H
H
Single Bank Precharge
See Current
State Table
H
X
L
L
H
L
X
BS
L
X
2
Precharge all Banks
See Current
State Table
H
X
L
L
H
L
X
X
H
X
Bank Activate
Idle
H
X
L
L
H
H
X
BS
Row Address
2
Write
Active
H
X
L
H
L
L
X
BS
L
Column
2
Write with Auto-Precharge
Active
H
X
L
H
L
L
X
BS
H
Column
2
Read
Active
H
X
L
H
L
H
X
BS
L
Column
2
Read with Auto-Precharge
Active
H
X
L
H
L
H
X
BS
H
Column
2
Burst Termination
Active
H
X
L
H
H
L
X
X
X
X
3,8
No Operation
Any
H
X
L
H
H
H
X
X
X
X
Device Deselect
Any
H
X
H
X
X
X
X
X
X
X
Clock Suspend Mode Entry
Active
H
L
X
X
X
X
X
X
X
X
4
Clock Suspend Mode Exit
Active
L
H
X
X
X
X
X
X
X
X
Data Write/Output Enable
Active
H
X
X
X
X
X
L
X
X
X
5
Data Mask/Output Disable
Active
H
X
X
X
X
X
H
X
X
X
Power Down Mode Entry
Idle/Active
H
L
H
X
X
X
X
X
X
X
6, 7
L
H
H
H
Power Down Mode Exit
Any (Power
Down)
L
H
H
X
X
X
X
X
X
X
6, 7
L
H
H
H
1. All of the SDRAM operations are defined by states of CS, WE, RAS, CAS, and DQM at the positive rising edge of the clock.Operation of
both decks of a stacked device at the same time is allowed, depending on the operation being performed on the other deck. Refer to the
Current State Truth Table.
2. Bank Select (BS0, BS1): BS0, BS1 = 0,0 selects bank 0; BS0, BS1 = 1,0 selects bank 1; BS0, BS1 = 0,1 selects bank 2; BS0, BS1 = 1,1
selects bank 3.
3. During a Burst Write cycle there is a zero clock delay; for a Burst Read cycle the delay is equal to the CAS latency.
4. During normal access mode, CKE is held high and CK is enabled. When it is low, it freezes the internal clock and extends data Read and
Write operations. One clock delay is required for mode entry and exit.
5. The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the
data outputs are disabled and become high impedance after a two-clock delay. DQM also provides a data mask function for Write cycles.
When it activates, the Write operation at the clock is prohibited (zero clock latency).
6. All banks must be precharged before entering the Power Down Mode. (If this command is issued during a burst operation, the device
state will be Clock Suspend Mode.) The Power Down Mode does not perform any refresh operations; therefore the device can’t remain in
this mode longer than the Refresh period (tREF) of the device. One clock delay is required for mode entry and exit.
7. A No Operation or Device Deselect Command is required on the next clock edge following CKE going high.
8. Device state is full page burst operation. Use of this command to terminate other burst length operations is illegal.


Similar Part No. - NT5SV16M4DT

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
NT5SV16M16AT ETC1-NT5SV16M16AT Datasheet
817Kb / 65P
   256Mb Synchronous DRAM
NT5SV16M16AT-75B ETC1-NT5SV16M16AT-75B Datasheet
817Kb / 65P
   256Mb Synchronous DRAM
NT5SV16M16AT-75BL ETC1-NT5SV16M16AT-75BL Datasheet
817Kb / 65P
   256Mb Synchronous DRAM
NT5SV16M16AT-7K ETC1-NT5SV16M16AT-7K Datasheet
817Kb / 65P
   256Mb Synchronous DRAM
NT5SV16M16AT-7KL ETC1-NT5SV16M16AT-7KL Datasheet
817Kb / 65P
   256Mb Synchronous DRAM
More results

Similar Description - NT5SV16M4DT

ManufacturerPart #DatasheetDescription
logo
Eorex Corporation
EM484M1644VTC EOREX-EM484M1644VTC Datasheet
673Kb / 18P
   64Mb (1M횞4Bank횞16) Synchronous DRAM
EM484M1644VTA EOREX-EM484M1644VTA Datasheet
226Kb / 18P
   64Mb (1M횞4Bank횞16) Synchronous DRAM
EM482M3244VTB EOREX-EM482M3244VTB Datasheet
650Kb / 17P
   64Mb (512K횞4Bank횞32) Synchronous DRAM
EM482M3244VTA EOREX-EM482M3244VTA Datasheet
666Kb / 17P
   64Mb (512K횞4Bank횞32) Synchronous DRAM
logo
Hynix Semiconductor
HY5V66EF6 HYNIX-HY5V66EF6 Datasheet
959Kb / 12P
   64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O
HY57V641620ET HYNIX-HY57V641620ET Datasheet
117Kb / 13P
   64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O
logo
Micron Technology
MT48LC64M4A2 MICRON-MT48LC64M4A2 Datasheet
1Mb / 62P
   SYNCHRONOUS DRAM
MT48LC32M4A1 MICRON-MT48LC32M4A1 Datasheet
3Mb / 51P
   SYNCHRONOUS DRAM
logo
Eorex Corporation
EM482M3244VTB EOREX-EM482M3244VTB_15 Datasheet
1Mb / 17P
   Synchronous DRAM
EM488M1644VTG EOREX-EM488M1644VTG_15 Datasheet
1Mb / 18P
   Synchronous DRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com