Electronic Components Datasheet Search |
|
XR16L2550IJ Datasheet(PDF) 8 Page - Exar Corporation |
|
XR16L2550IJ Datasheet(HTML) 8 Page - Exar Corporation |
8 / 45 page XR16L2550 áç áç áç áç LOW VOLTAGE DUART WITH 16-BYTE FIFO REV. 1.0.0 8 2.5 Channel A and B Internal Registers Each UART channel in the L2550 has a standard register set for controlling, monitoring and data loading and unloading. The configuration register set is compatible to those already available in the standard single 16C550. These registers function as data holding registers (THR/RHR), interrupt status and control registers (ISR/IER), a FIFO control register (FCR), receive line status and control registers (LSR/LCR), modem status and control registers (MSR/MCR), programmable data rate (clock) divisor registers (DLL/DLM), and a user accessible scratch pad register (SPR). 2.6 DMA Mode The device does not support direct memory access. The DMA Mode (a legacy term) in this document doesn’t mean “direct memory access” but refers to data block transfer operation. The DMA mode affects the state of the RXRDY# A/B and TXRDY# A/B output pins. The transmit and receive FIFO trigger levels provide additional flexibility to the user for block mode operation. The LSR bits 5-6 provide an indication when the transmitter is empty or has an empty location(s) for more data. The user can optionally operate the transmit and receive FIFO in the DMA mode (FCR bit-3=1). When the transmit and receive FIFO are enabled and the DMA mode is disabled (FCR bit-3 = 0), the L2550 is placed in single-character mode for data transmit or receive operation. When DMA mode is enabled (FCR bit-3 = 1), the user takes advantage of block mode operation by loading or unloading the FIFO in a block sequence determined by the programmed trigger level. The following table show their behavior. Also see Figure 18 through Figure 23. 2.7 INTA and INTB Outputs The INTA and INTB interrupt output changes according to the operating mode and enhanced features setup. Table 3 and Table 4 summarize the operating behavior for the transmitter and receiver. Also see Figure 18 through Figure 23. 1 0 Channel B selected 0 0 Channel A and B selected TABLE 2: TXRDY# AND RXRDY# OUTPUTS IN FIFO AND DMA MODE PINS FCR BIT-0=0 (FIFO DISABLED) FCR BIT-0=1 (FIFO ENABLED) FCR Bit-3 = 0 (DMA Mode Disabled) FCR Bit-3 = 1 (DMA Mode Enabled) RXRDY# A/B 0 = 1 byte. 1 = no data. 0 = at least 1 byte in FIFO 1 = FIFO empty. 1 to 0 transition when FIFO reaches the trigger level, or time-out occurs. 0 to 1 transition when FIFO empties. TXRDY# A/B 0 = THR empty. 1 = byte in THR. 0 = FIFO empty. 1 = at least 1 byte in FIFO. 0 = FIFO has at least 1 empty location. 1 = FIFO is full. TABLE 3: INTA AND INTB PINS OPERATION FOR TRANSMITTER FCR BIT-0 = 0 (FIFO DISABLED) FCR BIT-0 = 1 (FIFO ENABLED) INTA/B Pin 0 = a byte in THR 1 = THR empty 0 = at least 1 byte in FIFO 1 = FIFO empty TABLE 1: CHANNEL A AND B SELECT CSA# CSB# FUNCTION |
Similar Part No. - XR16L2550IJ |
|
Similar Description - XR16L2550IJ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |