Electronic Components Datasheet Search |
|
ZL50073GAC Datasheet(PDF) 1 Page - Zarlink Semiconductor Inc |
|
ZL50073GAC Datasheet(HTML) 1 Page - Zarlink Semiconductor Inc |
1 / 67 page 1 Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2004-2005, Zarlink Semiconductor Inc. All Rights Reserved. Features • 32,768 channel x 32,768 channel non-blocking digital Time Division Multiplex (TDM) switch at 65.536 Mbps, 32.768 Mbps and 16.384 Mbps or using a combination of rates • 16,384 channel x 16,384 channel non-blocking digital TDM switch at 8.192 Mbps • High jitter tolerance with multiple input clock sources and frequencies • Up to 128 serial TDM input streams, divided into 32 groups with 4 input streams per group • Up to 128 serial TDM output streams, divided into 32 groups with 4 output streams per group • Per-group input and output data rate conversion selection at 65.536 Mbps, 32.768 Mbps, 16.384 Mbps and 8.192 Mbps. Input and output data group rates can differ • Per-group input bit delay for flexible sampling point selection • Per-group output fractional bit advancement • Four sets of output timing signals for interfacing additional devices • Per-channel A-Law/ µ-Law Translation • Per-channel constant or variable throughput delay for frame integrity and low latency applications • Per-stream Bit Error Rate (BER) test circuits • Per-channel high impedance output control • Per-channel force high output control • Per-channel message mode • Control interface compatible with Intel and Motorola Selectable 32 bit and 16 bit non- multiplexed buses • Connection Memory block programming • Supports ST-BUS and GCI-Bus standards for input and output timing • IEEE 1149.1 (JTAG) test port • 3.3 V I/O with 5 V tolerant inputs; 1.8 V core voltage April 2005 Ordering Information ZL50073GAC 484 Ball PBGA -40 °C to +85°C ZL50073 32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps), and 128 Inputs and 128 Outputs Data Sheet Figure 1 - ZL50073 Functional Block Diagram Test Access VSS VDD_IO SToA0 PWR Connection Memory STiA0 ODE Data Memory S/P Microprocessor Interface SToB0 STiB0 VDD_CORE Converter Timing P/S Converter FPi2-0 CKi2-0 CK_SEL1-0 FPo3-0 CKo3-0 Port STiC0 STiD0 SToC0 SToD0 and Control Registers Output Input Timing Timing STiA31 STiB31 STiC31 STiD31 : : SToA31 SToB31 SToC31 SToD31 : : |
Similar Part No. - ZL50073GAC |
|
Similar Description - ZL50073GAC |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |