![]() |
Electronic Components Datasheet Search |
|
ADC081S051 Datasheet(PDF) 5 Page - National Semiconductor (TI) |
|
|
ADC081S051 Datasheet(HTML) 5 Page - National Semiconductor (TI) |
5 / 13 page ![]() ADC081S051 Converter Electrical Characteristics (Note 9) (Continued) The following specifications apply for V A = +2.7V to 5.25V, GND = 0V, fSCLK = 4 MHz to 10 MHz, f SAMPLE = 200 kSPS to 500 kSPS, unless otherwise noted. Boldface limits apply for TA =TMIN to TMAX: all other limits TA = 25˚C. Symbol Parameter Conditions Typical Limits (Note 9) Units AC ELECTRICAL CHARACTERISTICS t QUIET (Note 10) 50 ns (min) t AD Aperture Delay 3 ns t AJ Aperture Jitter 30 ps ADC081S051 Timing Specifications The following specifications apply for V A = +2.7V to 5.25V, GND = 0V, fSCLK = 4 MHz to 10 MHz, f SAMPLE = 200 kSPS to 500 kSPS, Boldface limits apply for TA =TMIN to TMAX: all other limits TA = 25˚C. Symbol Parameter Conditions Typical Limits Units t CS Minimum CS Pulse Width 10 ns (min) t SU CS to SCLK Setup Time 10 ns (min) t EN Delay from CS Until SDATA TRI-STATE® Disabled (Note 11) 20 ns (max) t ACC Data Access Time after SCLK Falling Edge (Note 12) V A = +2.7 to +3.6 40 ns (max) V A = +4.75 to +5.25 20 ns (max) t CL SCLK Low Pulse Width 0.4 x t SCLK ns (min) t CH SCLK High Pulse Width 0.4 x t SCLK ns (min) t H SCLK to Data Valid Hold Time V A = +2.7 to +3.6 7 ns (min) V A = +4.75 to +5.25 5 ns (min) t DIS SCLK Falling Edge to SDATA High Impedance (Note 13) V A = +2.7 to +3.6 25 ns (max) 6 ns (min) V A = +4.75 to +5.25 25 ns (max) 5 ns (min) t POWER-UP Power-Up Time from Full Power-Down 1 µs Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Note 2: All voltages are measured with respect to GND = 0V, unless otherwise specified. Note 3: When the input voltage at any pin exceeds the power supply (that is, VIN < GND or VIN > VA), the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two. The Absolute Maximum Rating specification does not apply to the VA pin. The current into the VA pin is limited by the Analog Supply Voltage specification. Note 4: The absolute maximum junction temperature (TJmax) for this device is 150˚C. The maximum allowable power dissipation is dictated by TJmax, the junction-to-ambient thermal resistance ( θJA), and the ambient temperature (TA), and can be calculated using the formula PDMAX=(TJmax − TA)/θJA. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided. Note 5: Human body model is 100 pF capacitor discharged through a 1.5 k Ω resistor. Machine model is 220 pF discharged through zero ohms Note 6: Reflow temperature profiles are different for lead-free and non-lead-free packages. Note 7: Tested limits are guaranteed to National’s AOQL (Average Outgoing Quality Level). Note 8: This is the frequency range over which the electrical performance is guaranteed. The device is functional over a wider range which is specified under Operating Ratings. Note 9: Data sheet min/max specification limits are guaranteed by design, test, or statistical analysis. Note 10: Minimum Quiet Time required by Bus relinquish and start of the next conversion. Note 11: Measured with the timing test circuit shown in Figure 1 and defined as the time taken by the output signal to cross 1.0V. Note 12: Measured with the timing test circuit shown in Figure 1 and defined as the time taken by the output signal to cross 1.0V or 2.0V. Note 13: tDIS is derived from the time taken by the output to change by 0.5V with the timing test circuit shown in Figure 1. The measured number is then adjusted to remove the effects of charging or discharging the 25 pF capacitor. This means that tDIS is the true bus relinquish time, independent of the bus loading. www.national.com 5 |
Similar Part No. - ADC081S051 |
|
Similar Description - ADC081S051 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |