Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT72T7295L5BBI Datasheet(PDF) 1 Page - Integrated Device Technology

Part # IDT72T7295L5BBI
Description  2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 72-BIT CONFIGURATIONS
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72T7295L5BBI Datasheet(HTML) 1 Page - Integrated Device Technology

  IDT72T7295L5BBI Datasheet HTML 1Page - Integrated Device Technology IDT72T7295L5BBI Datasheet HTML 2Page - Integrated Device Technology IDT72T7295L5BBI Datasheet HTML 3Page - Integrated Device Technology IDT72T7295L5BBI Datasheet HTML 4Page - Integrated Device Technology IDT72T7295L5BBI Datasheet HTML 5Page - Integrated Device Technology IDT72T7295L5BBI Datasheet HTML 6Page - Integrated Device Technology IDT72T7295L5BBI Datasheet HTML 7Page - Integrated Device Technology IDT72T7295L5BBI Datasheet HTML 8Page - Integrated Device Technology IDT72T7295L5BBI Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 53 page
background image
1
SEPTEMBER 2003
DSC-5994/12
 2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The TeraSync FIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 72-BIT CONFIGURATIONS
16,384 x 72, 32,768 x 72,
65,536 x 72, 131,072 x 72
IDT72T7285, IDT72T7295,
IDT72T72105, IDT72T72115
FUNCTIONAL BLOCK DIAGRAM
INPUT REGISTER
OUTPUT REGISTER
RAM ARRAY
16,384 x 72
32,768 x 72
65,536 x 72
131,072 x 72
FLAG
LOGIC
FF/IR
PAF
EF/OR
PAE
HF
READ POINTER
READ
CONTROL
LOGIC
WRITE CONTROL
LOGIC
WRITE POINTER
RESET
LOGIC
WEN WCLK/WR
D0 -Dn (x72, x36 or x18)
LD
MRS
REN
RCLK/RD
OE
Q0 -Qn (x72, x36 or x18)
OFFSET REGISTER
PRS
FWFT/SI
SEN
RT
5994 drw01
BUS
CONFIGURATION
BM
CONTROL
LOGIC
BE
OW
IP
PFM
FSEL0
FSEL1
IW
MARK
SCLK
RCS
JTAG CONTROL
(BOUNDARY SCAN)
TCK
TMS
TDO
TDI
TRST
ASYR
WCS
ERCLK
EREN
HSTL I/0
CONTROL
Vref
WHSTL
RHSTL
ASYW
SHSTL
FEATURES:
••••• Choose among the following memory organizations:
IDT72T7285
16,384 x 72
IDT72T7295
32,768 x 72
IDT72T72105
65,536 x 72
IDT72T72115
131,072 x 72
••••• Up to 225 MHz Operation of Clocks
••••• User selectable HSTL/LVTTL Input and/or Output
••••• Read Enable & Read Clock Echo outputs aid high speed operation
••••• User selectable Asynchronous read and/or write port timing
••••• 2.5V LVTTL or 1.8V, 1.5V HSTL Port Selectable Input/Ouput voltage
••••• 3.3V Input tolerant
••••• Mark & Retransmit, resets read pointer to user marked position
••••• Write Chip Select (WCS) input disables Write Port HSTL inputs
••••• Read Chip Select (RCS) synchronous to RCLK
••••• Programmable Almost-Empty and Almost-Full flags, each flag can
default to one of eight preselected offsets
••••• Program programmable flags by either serial or parallel means
••••• Selectable synchronous/asynchronous timing modes for Almost-
Empty and Almost-Full flags
••••• Separate SCLK input for Serial programming of flag offsets
••••• User selectable input and output port bus-sizing
- x72 in to x72 out
- x72 in to x36 out
- x72 in to x18 out
- x36 in to x72 out
- x18 in to x72 out
••••• Big-Endian/Little-Endian user selectable byte representation
••••• Auto power down minimizes standby power consumption
••••• Master Reset clears entire FIFO
••••• Partial Reset clears data, but retains programmable settings
••••• Empty, Full and Half-Full flags signal FIFO status
••••• Select IDT Standard timing (using EF and FF flags) or First Word
Fall Through timing (using
OR and IR flags)
••••• Output enable puts data outputs into high impedance state
••••• JTAG port, provided for Boundary Scan function
••••• Available in 324-pin (19mm x 19mm)Plastic Ball Grid Array (PBGA)
••••• Easily expandable in depth and width
••••• Independent Read and Write Clocks (permit reading and writing
simultaneously)
••••• High-performance submicron CMOS technology
••••• Industrial temperature range (–40
°°°°°C to +85°°°°°C) is available


Similar Part No. - IDT72T7295L5BBI

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
IDT72T7295L5BBG RENESAS-IDT72T7295L5BBG Datasheet
560Kb / 55P
   2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 72-BIT CONFIGURATIONS
JUNE 2017
IDT72T7295L5BBGI RENESAS-IDT72T7295L5BBGI Datasheet
560Kb / 55P
   2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 72-BIT CONFIGURATIONS
JUNE 2017
More results

Similar Description - IDT72T7295L5BBI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
72T72115L5BBGI IDT-72T72115L5BBGI Datasheet
471Kb / 53P
   2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 72-BIT CONFIGURATIONS
72T7285 IDT-72T7285 Datasheet
358Kb / 54P
   2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 72-BIT CONFIGURATIONS
logo
Renesas Technology Corp
IDT72T7285 RENESAS-IDT72T7285 Datasheet
560Kb / 55P
   2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 72-BIT CONFIGURATIONS
JUNE 2017
logo
Integrated Device Techn...
IDT72T36105 IDT-IDT72T36105 Datasheet
359Kb / 56P
   2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 36-BIT CONFIGURATIONS
logo
Renesas Technology Corp
IDT72T36105 RENESAS-IDT72T36105 Datasheet
475Kb / 57P
   2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 36-BIT CONFIGURATIONS
JUNE 2017
IDT72T3645 RENESAS-IDT72T3645 Datasheet
564Kb / 58P
   2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 36-BIT CONFIGURATIONS
FEBRUARY 2009
logo
Integrated Device Techn...
IDT72T3645 IDT-IDT72T3645 Datasheet
556Kb / 57P
   2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 36-BIT CONFIGURATIONS
IDT72T7285 IDT-IDT72T7285_09 Datasheet
465Kb / 53P
   2.5 VOLT HIGH-SPEED TeraSync FIFO 72-BIT CONFIGURATIONS
IDT72T3645 IDT-IDT72T3645_09 Datasheet
472Kb / 57P
   2.5 VOLT HIGH-SPEED TeraSync FIFO 36-BIT CONFIGURATIONS
IDT72T1845 IDT-IDT72T1845_09 Datasheet
510Kb / 55P
   2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com