Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

X24257B-2.5 Datasheet(PDF) 7 Page - Xicor Inc.

Part # X24257B-2.5
Description  400kHz 2-Wire Serial EEPROM with Block Lock
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XICOR [Xicor Inc.]
Direct Link  http://www.xicor.com
Logo XICOR - Xicor Inc.

X24257B-2.5 Datasheet(HTML) 7 Page - Xicor Inc.

Back Button X24257B-2.5 Datasheet HTML 3Page - Xicor Inc. X24257B-2.5 Datasheet HTML 4Page - Xicor Inc. X24257B-2.5 Datasheet HTML 5Page - Xicor Inc. X24257B-2.5 Datasheet HTML 6Page - Xicor Inc. X24257B-2.5 Datasheet HTML 7Page - Xicor Inc. X24257B-2.5 Datasheet HTML 8Page - Xicor Inc. X24257B-2.5 Datasheet HTML 9Page - Xicor Inc. X24257B-2.5 Datasheet HTML 10Page - Xicor Inc. X24257B-2.5 Datasheet HTML 11Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 19 page
background image
X24257 – Preliminary Information
Characteristics subject to change without notice.
7 of 19
REV 1.1.1 10/15/00
www.xicor.com
READ OPERATIONS
Read operations are initiated in the same manner as
write operations with the exception that the R/W bit of
the Slave Address Byte is set to one. There are three
basic read operations: Current Address Reads, Ran-
dom Reads, and Sequential Reads.
Current Address Read
Internally, the device contains an address counter that
maintains the address of the last word read or written
incremented by one. After a read operation from the
last address in the array, the counter will “roll over” to
the first address in the array. After a write operation to
the last address in a given page, the counter will “roll
over” to the first address on the same page.
Upon receipt of the Slave Address Byte with the R/W bit
set to one, the device issues an acknowledge and then
transmits the eight bits of the Data Byte. The master ter-
minates the read operation when it does not respond
with an acknowledge during the ninth clock and then
issues a stop condition. Refer to Figure 8 for the
address, acknowledge, and data transfer sequence.
It should be noted that the ninth clock cycle of the read
operation is not a “don’t care.” To terminate a read
operation, the master must either issue a stop condi-
tion during the ninth cycle or hold SDA HIGH during
the ninth clock cycle and then issue a stop condition.
Figure 8. Current Address Read Sequence
Random Read
Random read operation allows the master to access
any memory location in the array. Prior to issuing the
Slave Address Byte with the R/W bit set to one, the
master must first perform a “Dummy” write operation.
The master issues the start condition and the Slave
Address Byte with the R/W bit low, receives an
acknowledge, then issues the Word Address Byte 1,
receives another acknowledge, then issues the Word
Address Byte 0. After the device acknowledges receipt
of the Word Address Byte 0, the master issues another
start condition and the Slave Address Byte with the R/W
bit set to one. This is followed by an acknowledge and
then eight bits of data from the device. The master ter-
minates the read operation by not responding with an
acknowledge and then issuing a stop condition. Refer
to Figure 9 for the address, acknowledge, and data
transfer sequence.
The device will perform a similar operation called “Set
Current Address” if a stop is issued instead of the sec-
ond start shown in Figure 9. The device will go into
standby mode after the stop and all bus activity will be
ignored until a start is detected. The effect of this oper-
ation is that the new address is loaded into the address
counter, but no data is output by the device.
The next Current Address Read operation will read
from the newly loaded address.
Sequential Read
Sequential reads can be initiated as either a current
address read or random read. The first Data Byte is
transmitted as with the other modes; however, the
master now responds with an acknowledge, indicating
it requires additional data. The device continues to out-
put data for each acknowledge received. The master ter-
minates the read operation by not responding with an
acknowledge and then issuing a stop condition.
The data output is sequential, with the data from
address n followed by the data from address n + 1. The
address counter for read operations increments
through all byte addresses, allowing the entire memory
contents to be read during one operation. At the end of
the address space the counter “rolls over” to address
0000h and the device continues to output data for each
acknowledge received. Refer to Figure 10 for the
acknowledge and data transfer sequence.
the Slave
S
T
A
R
T
Slave
Address
S
T
O
P
A
C
K
Data
Signals from
the Master
SDA Bus
Signals from
1
SP
01 0
1
0 S1S0


Similar Part No. - X24257B-2.5

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
X242 ETC1-X242 Datasheet
67Kb / 1P
   X200 SERIES (CMOS) STANDARD SPECFITIONS
logo
Connor-Winfield Corpora...
X242-133.33M CONNOR-WINFIELD-X242-133.33M Datasheet
119Kb / 2P
   5.0x7.0mm Surface Mount LVCMOS Clock Oscillator Series
logo
List of Unclassifed Man...
X242-883B ETC1-X242-883B Datasheet
67Kb / 1P
   X200 SERIES (CMOS) STANDARD SPECFITIONS
More results

Similar Description - X24257B-2.5

ManufacturerPart #DatasheetDescription
logo
IC MICROSYSTEMS
X24320 ICMIC-X24320 Datasheet
302Kb / 17P
   400KHz 2-Wire Serial E2PROM with Block Lock
logo
Xicor Inc.
X24128 XICOR-X24128 Datasheet
87Kb / 17P
   400KHz 2-Wire Serial E2PROM with Block Lock
X24320 XICOR-X24320 Datasheet
85Kb / 17P
   400KHz 2-Wire Serial E2PROM with Block Lock
X24640 XICOR-X24640 Datasheet
85Kb / 17P
   400KHz 2-Wire Serial E 2 PROM with Block Lock
X24165 XICOR-X24165 Datasheet
79Kb / 17P
   Advanced 2-Wire Serial E2PROM with Block Lock Protection
logo
ATMEL Corporation
AT24C01A ATMEL-AT24C01A Datasheet
260Kb / 24P
   2-Wire Serial EEPROM
AT24C02A ATMEL-AT24C02A Datasheet
182Kb / 13P
   2-Wire Serial EEPROM
AT24C32 ATMEL-AT24C32 Datasheet
237Kb / 15P
   2-Wire Serial EEPROM
AT24C512 ATMEL-AT24C512 Datasheet
249Kb / 12P
   2-wire Serial EEPROM
AT24C32C ATMEL-AT24C32C Datasheet
432Kb / 21P
   2-Wire Serial EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com