Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PZ3064I15BB1 Datasheet(PDF) 2 Page - NXP Semiconductors

Part # PZ3064I15BB1
Description  64 macrocell CPLD
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PZ3064I15BB1 Datasheet(HTML) 2 Page - NXP Semiconductors

  PZ3064I15BB1 Datasheet HTML 1Page - NXP Semiconductors PZ3064I15BB1 Datasheet HTML 2Page - NXP Semiconductors PZ3064I15BB1 Datasheet HTML 3Page - NXP Semiconductors PZ3064I15BB1 Datasheet HTML 4Page - NXP Semiconductors PZ3064I15BB1 Datasheet HTML 5Page - NXP Semiconductors PZ3064I15BB1 Datasheet HTML 6Page - NXP Semiconductors PZ3064I15BB1 Datasheet HTML 7Page - NXP Semiconductors PZ3064I15BB1 Datasheet HTML 8Page - NXP Semiconductors PZ3064I15BB1 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 20 page
background image
Philips Semiconductors
Product specification
PZ3064
64 macrocell CPLD
82
1997 Mar 05
853–1891 17824
FEATURES
Industry’s first TotalCMOS™ PLD – both CMOS design and
process technologies
Fast Zero Power (FZP™) design technique provides ultra-low
power and very high speed
High speed pin-to-pin delays of 10ns
Ultra-low static power of less than 50µA
Dynamic power that is 70% lower at 50MHz than competing
devices
100% routable with 100% utilization while all pins and all
macrocells are fixed
Deterministic timing model that is extremely simple to use
4 clocks with programmable polarity at every macrocell
Support for complex asynchronous clocking
Innovative XPLA™ architecture combines high speed with
extreme flexibility
1000 erase/program cycles guaranteed
20 years data retention guaranteed
Logic expandable to 37 product terms
PCI compliant
Advanced 0.5µ E2CMOS process
Security bit prevents unauthorized access
Design entry and verification using industry standard and Philips
CAE tools
Reprogrammable using industry standard device programmers
Innovative Control Term structure provides either sum terms or
product terms in each logic block for:
– Programmable 3-State buffer
– Asynchronous macrocell register preset/reset
Programmable global 3-State pin facilitates ‘bed of nails’ testing
without using logic resources
Available in PLCC, TQFP, and PQFP packages
Available in both Commercial and Industrial grades
Table 1. PZ3064 Features
PZ3064
Usable gates
2000
Maximum inputs
68
Maximum I/Os
64
Number of macrocells
64
Propagation delay (ns)
10
Packages
44-pin PLCC, 44-pin TQFP,
68-pin PLCC, 84-pin PLCC,
100-pin PQFP
DESCRIPTION
The PZ3064 CPLD (Complex Programmable Logic Device) is the
second in a family of Fast Zero Power (FZP
™) CPLDs from Philips
Semiconductors. These devices combine high speed and zero
power in a 64 macrocell CPLD. With the FZP
™ design technique,
the PZ3064 offers true pin-to-pin speeds of 10ns, while
simultaneously delivering power that is less than 50
µA at standby
without the need for ‘turbo bits’ or other power down schemes. By
replacing conventional sense amplifier methods for implementing
product terms (a technique that has been used in PLDs since the
bipolar era) with a cascaded chain of pure CMOS gates, the
dynamic power is also substantially lower than any competing CPLD
– 70% lower at 50MHz. These devices are the first TotalCMOS
PLDs, as they use both a CMOS process technology and the
patented full CMOS FZP
™ design technique. For 5V applications,
Philips also offers the high speed PZ5064 CPLD that offers these
features in a full 5V implementation.
The Philips FZP
™ CPLDs introduce the new patent-pending XPLA™
(eXtended Programmable Logic Array) architecture. The XPLA
architecture combines the best features of both PLA and PAL
™ type
structures to deliver high speed and flexible logic allocation that
results in superior ability to make design changes with fixed pinouts.
The XPLA
™ structure in each logic block provides a fast 10ns PAL™
path with 5 dedicated product terms per output. This PAL
™ path is
joined by an additional PLA structure that deploys a pool of 32
product terms to a fully programmable OR array that can allocate
the PLA product terms to any output in the logic block. This
combination allows logic to be allocated efficiently throughout the
logic block and supports as many as 37 product terms on an output.
The speed with which logic is allocated from the PLA array to an
output is only 2.5ns, regardless of the number of PLA product terms
used, which results in worst case tPD’s of only 12.5ns from any pin
to any other pin. In addition, logic that is common to multiple outputs
can be placed on a single PLA product term and shared across
multiple outputs via the OR array, effectively increasing design
density.
The PZ3064 CPLDs are supported by industry standard CAE tools
(Cadence, Mentor, Synopsys, Synario, Viewlogic, MINC), using text
(Abel, VHDL, Verilog) and/or schematic entry. Design verification
uses industry standard simulators for functional and timing
simulation. Development is supported on personal computer, Sparc,
and HP platforms. Device fitting uses either Minc or Philips
Semiconductors-developed tools.
The PZ3064 CPLD is reprogrammable using industry standard
device programmers from vendors such as Data I/O, BP
Microsystems, SMS, and others.
PAL is a registered trademark of Advanced Micro Devices, Inc.


Similar Part No. - PZ3064I15BB1

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
PZ3032 PHILIPS-PZ3032 Datasheet
116Kb / 14P
   32 macrocell CPLD
1997 Feb 20
PZ3032-10A44 PHILIPS-PZ3032-10A44 Datasheet
116Kb / 14P
   32 macrocell CPLD
1997 Feb 20
PZ3032-10BC PHILIPS-PZ3032-10BC Datasheet
116Kb / 14P
   32 macrocell CPLD
1997 Feb 20
PZ3032-12A44 PHILIPS-PZ3032-12A44 Datasheet
116Kb / 14P
   32 macrocell CPLD
1997 Feb 20
PZ3032-12BC PHILIPS-PZ3032-12BC Datasheet
116Kb / 14P
   32 macrocell CPLD
1997 Feb 20
More results

Similar Description - PZ3064I15BB1

ManufacturerPart #DatasheetDescription
logo
Xilinx, Inc
XCR3064XL XILINX-XCR3064XL Datasheet
174Kb / 9P
   XCR3064XL 64 Macrocell CPLD
XCR3064XL-6VQ44C XILINX-XCR3064XL-6VQ44C Datasheet
163Kb / 10P
   XCR3064XL 64 Macrocell CPLD
logo
Cypress Semiconductor
CY7C373 CYPRESS-CY7C373 Datasheet
183Kb / 12P
   UltraLogic 64-Macrocell Flash CPLD
CY7C372I CYPRESS-CY7C372I Datasheet
176Kb / 13P
   UltraLogic 64-Macrocell Flash CPLD
CY7C372I-66YMB CYPRESS-CY7C372I-66YMB Datasheet
165Kb / 13P
   UltraLogic 64-Macrocell Flash CPLD
CY7C373 CYPRESS-CY7C373 Datasheet
41Kb / 1P
   UltraLogic??64-Macrocell Flash CPLD
logo
NXP Semiconductors
PZ3032 PHILIPS-PZ3032 Datasheet
116Kb / 14P
   32 macrocell CPLD
1997 Feb 20
logo
Microchip Technology
ATF1504ASV MICROCHIP-ATF1504ASV Datasheet
1Mb / 30P
   ATF1504ASV(L) 3.3V 64-Macrocell CPLD Data Sheet
Revision A 03/2019
logo
Xilinx, Inc
XCR3128 XILINX-XCR3128 Datasheet
143Kb / 18P
   XCR3128: 128 Macrocell CPLD
XCR3032XL-5VQ44C XILINX-XCR3032XL-5VQ44C Datasheet
224Kb / 9P
   XCR3032XL 32 Macrocell CPLD
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com