Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DS92001TM Datasheet(PDF) 4 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DS92001TM
Description  3.3V B/LVDS-BLVDS Buffer
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DS92001TM Datasheet(HTML) 4 Page - National Semiconductor (TI)

  DS92001TM Datasheet HTML 1Page - National Semiconductor (TI) DS92001TM Datasheet HTML 2Page - National Semiconductor (TI) DS92001TM Datasheet HTML 3Page - National Semiconductor (TI) DS92001TM Datasheet HTML 4Page - National Semiconductor (TI) DS92001TM Datasheet HTML 5Page - National Semiconductor (TI) DS92001TM Datasheet HTML 6Page - National Semiconductor (TI) DS92001TM Datasheet HTML 7Page - National Semiconductor (TI) DS92001TM Datasheet HTML 8Page - National Semiconductor (TI) DS92001TM Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
AC Electrical Characteristics (Continued)
Over recommended operating supply and temperature ranges unless otherwise specified. (Note 3)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
LVDS OUTPUT AC SPECIFICATIONS (OUT)
t
LHT
Rise Time (Notes 5, 10)
20% to 80% points
R
L =50
Ω or 27Ω,C
L = 15pF
Figure 3 and Figure 5
0.350
0.6
1.0
ns
t
HLT
Fall Time (Notes 5, 10)
80% to 20% points
0.350
0.6
1.0
ns
t
PHZ
Disable Time (Active High to Z) R
L =50
Ω,C
L = 15pF
3
25
ns
t
PLZ
Disable Time (Active Low to Z)
Figure 6 and Figure 7
325
ns
t
PZH
Enable Time (Z to Active High)
100
120
ns
t
PZL
Enable Time (Z to Active Low)
100
120
ns
t
DJ
LVDS Data Jitter, Deterministic
(Peak-to-Peak) (Note 9)
V
ID = 300mV; PRBS = 2
23 − 1 data; V
CM = 1.2V at
400Mbps (NRZ)
78
ps
t
RJ
LVDS Clock Jitter, Random
(Note 9)
V
ID = 300mV; VCM = 1.2V at 200MHz clock
36
ps
f
MAX
Maximum guaranteed
frequency
(Note 11)
V
ID = 200mV, VCM = 1.2V
200
300
MHz
LVCMOS/LVTTL AC SPECIFICATIONS (LOS)
t
PHLLOS
LVTTL Propagation Delay High
to Low (Note 5)
CL = 10pF, IN− = 1V, 1V
≤ IN+ ≤ 1.3V,
Freq. = 10MHz, 50% Duty Cycle
Figures 8, 9
10
15
20
ns
t
PLHLOS
LVTTL Propagation Delay Low
to High (Note 5)
2
5
10
ns
t
LHLOS
Rise Time
20% to 80% (Note 5)
123
ns
t
HLLOS
Fall Time
80% to 20% (Note 5)
1
1.3
3
ns
Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device
should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation.
Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except VID,VOD,VTH,
VTL, and ∆VOD.VOD has a value and direction. Positive direction means OUT+ is a more positive voltage than OUT−.
Note 3: All typical are given for VCC = +3.3V and TA = +25˚C, unless otherwise stated.
Note 4: Output short circuit current (IOS) is specified as magnitude only, minus sign indicates direction only.
Note 5: The parameters are guaranteed by design. The limits are based on statistical analysis of the device performance over the PVT (process, voltage and
temperature) range.
Note 6: tSKD1,|tPLHD −tPHLD|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of
the same channel (a measure of duty cycle).
Note 7: tSKD3, Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification
applies to devices at the same VCC and within 5˚C of each other within the operating temperature range. This parameter guaranteed by design and characterization.
Note 8: tSKD4, Part to Part Skew, is the differential channel-to- channel skew of any event between devices. This specification applies to devices over recommended
operating temperature and voltage ranges, and across process distribution. tSKD4 is defined as |Max − Min| differential propagation delay.
Note 9: The parameters are guaranteed by design. The limits are based on statistical analysis of the device performance over the PVT range with the following test
equipment setup: Agilent 86130A used as stimulus, 5 feet of RG142B cable with DUT test board and Agilent 86100A (digital scope mainframe) with Agilent 86122A
(20GHz scope module). Data input jitter pk to pk = 22 picoseconds; Clock input jitter = 24 picoseconds; tDJ measured 100 picoseconds, tRJ measured 60
picoseconds.
Note 10: Propagation delay, rise and fall times are guaranteed by design and characterization to 200MHz. Generator for these tests: 50MHz
≤ f ≤ 200MHz, Zo =
50
Ω,tr, tf ≤ 0.5ns. Generator used was HP8130A (300MHz capability).
Note 11: fMAX test: Generator (HP8133A or equivalent), Input duty cycle = 50%. Output criteria: VOD ≥ 200mV, Duty Cycle better than 45/55%. This specification
is guaranteed by design and characterization. A minimum is specified, which means that the device will operate to specified conditions from DC to the minimum
guaranteed AC frequency. The typical value is always greater than the minimum guarantee.
www.national.com
4


Similar Part No. - DS92001TM

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
DS92001TMA NSC-DS92001TMA Datasheet
642Kb / 12P
   3.3V B/LVDS-BLVDS Buffer
logo
Texas Instruments
DS92001TMA TI-DS92001TMA Datasheet
897Kb / 17P
[Old version datasheet]   DS92001 3.3V B/LVDS-BLVDS Buffer
DS92001TMA/NOPB TI-DS92001TMA/NOPB Datasheet
897Kb / 17P
[Old version datasheet]   DS92001 3.3V B/LVDS-BLVDS Buffer
DS92001TMAX TI-DS92001TMAX Datasheet
897Kb / 17P
[Old version datasheet]   DS92001 3.3V B/LVDS-BLVDS Buffer
DS92001TMAX/NOPB TI-DS92001TMAX/NOPB Datasheet
897Kb / 17P
[Old version datasheet]   DS92001 3.3V B/LVDS-BLVDS Buffer
More results

Similar Description - DS92001TM

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
DS92001 NSC-DS92001_06 Datasheet
642Kb / 12P
   3.3V B/LVDS-BLVDS Buffer
logo
Texas Instruments
DS92001 TI-DS92001 Datasheet
897Kb / 17P
[Old version datasheet]   DS92001 3.3V B/LVDS-BLVDS Buffer
logo
National Semiconductor ...
DS90LV001 NSC-DS90LV001 Datasheet
396Kb / 13P
   3.3V LVDS-LVDS Buffer
logo
Asahi Kasei Microsystem...
AK8181F AKM-AK8181F Datasheet
654Kb / 12P
   3.3V LVDS 1:4 Clock Fanout Buffer
AK8181G AKM-AK8181G Datasheet
585Kb / 10P
   3.3V LVDS 1:4 Clock Fanout Buffer
logo
Micrel Semiconductor
SY75576L MICREL-SY75576L Datasheet
682Kb / 11P
   267MHz 1:4 3.3V HCSL/LVDS Fanout Buffer
logo
Microchip Technology
SY75572L MICROCHIP-SY75572L Datasheet
3Mb / 20P
   267 MHz 1:2 3.3V HCSL/LVDS Fanout Buffer
Revision A (March 2022)
logo
Texas Instruments
DS92CK16 TI1-DS92CK16_14 Datasheet
919Kb / 17P
[Old version datasheet]   3V BLVDS 1 to 6 Clock Buffer/Bus Transceiver
logo
Golledge Electronics Lt...
GXO-L71 GOLLEDGE-GXO-L71_06 Datasheet
97Kb / 2P
   3.3V LVDS Oscillator
GXO-L71 GOLLEDGE-GXO-L71_16 Datasheet
153Kb / 2P
   3.3V LVDS Oscillator
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com