Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

P60ARM-IG Datasheet(PDF) 9 Page - Zarlink Semiconductor Inc

Part # P60ARM-IG
Description  Low power, general purpose 32-bit RISC microprocessor
Download  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZARLINK [Zarlink Semiconductor Inc]
Direct Link  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

P60ARM-IG Datasheet(HTML) 9 Page - Zarlink Semiconductor Inc

Back Button P60ARM-IG Datasheet HTML 5Page - Zarlink Semiconductor Inc P60ARM-IG Datasheet HTML 6Page - Zarlink Semiconductor Inc P60ARM-IG Datasheet HTML 7Page - Zarlink Semiconductor Inc P60ARM-IG Datasheet HTML 8Page - Zarlink Semiconductor Inc P60ARM-IG Datasheet HTML 9Page - Zarlink Semiconductor Inc P60ARM-IG Datasheet HTML 10Page - Zarlink Semiconductor Inc P60ARM-IG Datasheet HTML 11Page - Zarlink Semiconductor Inc P60ARM-IG Datasheet HTML 12Page - Zarlink Semiconductor Inc P60ARM-IG Datasheet HTML 13Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 120 page
background image
Signal Description
5
2.0 Signal Description
Name
Type
Description
A[31:0]
OS8
Addresses. This is the processor address bus. If ALE (address latch enable) is HIGH, the
addresses become valid during phase 2 of the cycle before the one to which they refer and
remain so during phase 1 of the referenced cycle. Their stable period may be controlled by
ALE
as described below. Refer to section "AC parameters" for timing diagrams.
ABE
I
Address bus enable. This is an input signal which, when LOW, puts the address bus drivers
into a high impedance state. ABE must be tied HIGH when there is no system requirement
to turn off the address drivers.
ABORT
I
Memory ABORT. This is an input which allows the memory system to tell the processor that
a requested access is not allowed. ARM60 can be configured to accept either early aborts for
compatibility with earlier processors or late aborts for greater flexibility.
ALE
I
Address latch enable. This input is used to control transparent latches on the address outputs.
Normally the addresses change during phase 2 to the value required during the next cycle,
but for direct interfacing to ROMs they are required to be stable to the end of phase 2. Taking
ALE
LOW until the end of phase 2 will ensure that this happens. If the system does not
require address lines to be held in this way, ALE must be tied HIGH. The address latch is
static, so ALE may be held LOW for long periods to freeze addresses.
BIGEND
I
Big Endian configuration. When this signal is HIGH the processor treats bytes in memory as
being in Big Endian format. When it is LOW memory is treated as Little Endian.
CPA
I
Coprocessor absent. A coprocessor which is capable of performing the operation that ARM60
is requesting (by asserting nCPI) should take CPA LOW immediately. If CPA is HIGH at the
end of phase 1 of the cycle in which nCPI went LOW, ARM60 will abort the coprocessor
handshake and take the undefined instruction trap. If CPA is LOW and remains LOW,
ARM60 will busy-wait until CPB is LOW and then complete the coprocessor instruction.
CPB
I
Coprocessor busy. A coprocessor which is capable of performing the operation which
ARM60 is requesting (by asserting nCPI), but cannot commit to starting it immediately,
should indicate this by driving CPB HIGH. When the coprocessor is ready to start it should
take CPB LOW. ARM60 samples CPB at the end of phase 1 of each cycle in which nCPI is
LOW.
D[31:0]
I/
OS8
Data Bus. These are bidirectional signal paths which are used for data transfers between the
processor and external memory. During read cycles (when nRW is LOW), the input data
must be valid before the end of phase 2 of the transfer cycle. During write cycles (when nRW
is HIGH), the output data will become valid during phase 1 and remain valid throughout
phase 2 of the transfer cycle.
DATA32
I
32 bit Data configuration. When this signal is HIGH the processor can access data in a 32 bit
address space using address lines A[31:0]. When it is LOW the processor can access data from
a 26 bit address space using A[25:0]. In this latter configuration the address lines A[31:26] are
not used. Before changing DATA32, ensure that the processor is not about to access an
address greater that 0x3FFFFFF in the next cycle.
Table 1: Signal Description


Similar Part No. - P60ARM-IG

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
P60A ETC1-P60A Datasheet
159Kb / 4P
   60W DC-DC Converter P60A-Series
P60A12D05P ETC1-P60A12D05P Datasheet
159Kb / 4P
   60W DC-DC Converter P60A-Series
P60A12D12P ETC1-P60A12D12P Datasheet
159Kb / 4P
   60W DC-DC Converter P60A-Series
P60A12D15P ETC1-P60A12D15P Datasheet
159Kb / 4P
   60W DC-DC Converter P60A-Series
P60A12D512P ETC1-P60A12D512P Datasheet
159Kb / 4P
   60W DC-DC Converter P60A-Series
More results

Similar Description - P60ARM-IG

ManufacturerPart #DatasheetDescription
logo
Toshiba Semiconductor
TMP1962C10BXBG TOSHIBA-TMP1962C10BXBG Datasheet
6Mb / 459P
   32-Bit RISC Microprocessor
TMP19A43FD TOSHIBA-TMP19A43FD Datasheet
1Mb / 105P
   32-bit RISC Microprocessor
TMP1962F10AXBG TOSHIBA-TMP1962F10AXBG Datasheet
3Mb / 108P
   32-Bit RISC Microprocessor
TMPR3922AU TOSHIBA-TMPR3922AU Datasheet
253Kb / 45P
   32-bit RISC Microprocessor
TMP19A64C1DXBG TOSHIBA-TMP19A64C1DXBG Datasheet
6Mb / 460P
   32-bit RISC Microprocessor
TMP19A43CD TOSHIBA-TMP19A43CD Datasheet
12Mb / 523P
   32-bit RISC Microprocessor
logo
Samsung semiconductor
UM_S3C2501X SAMSUNG-UM_S3C2501X Datasheet
1Mb / 465P
   32-BIT RISC MICROPROCESSOR
S3C24A0A SAMSUNG-S3C24A0A Datasheet
4Mb / 519P
   32-BIT RISC MICROPROCESSOR
logo
Toshiba Semiconductor
TMP19A71CYFG TOSHIBA-TMP19A71CYFG Datasheet
14Mb / 402P
   32-Bit RISC Microprocessor
TMP19A64F20AXBG TOSHIBA-TMP19A64F20AXBG Datasheet
2Mb / 64P
   32-bit RISC Microprocessor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com