Electronic Components Datasheet Search |
|
CDCM7005ZVAR Datasheet(PDF) 8 Page - Texas Instruments |
|
|
CDCM7005ZVAR Datasheet(HTML) 8 Page - Texas Instruments |
8 / 40 page www.ti.com CDCM7005 SCAS793A – JUNE 2005 – REVISED JUNE 2005 DEVICE CHARACTERISTICS (continued) over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP(1) MAX UNIT LVCMOS input current for PD, RESET, IIH HOLD, REF_SEL, PRI_REF, VI = VCC, VCC = 3.6 V 5 µA SEC_REF, (see (4)) LVCMOS input current for PD, RESET, IIL HOLD, REF_SEL, PRI_REF, VI = 0 V, VCC = 3.6 V –15 –35 µA SEC_REF, (see (4)) VCC = min to max, VCC–0.1 IOH = –100 µA High-level output voltage for LVCMOS VOH V outputs VCC = 3 V, IOH = –6 mA 2.4 VCC = 3 V, IOH = –12 mA 2 VCC = min to max, 0.1 IOL = 100 µA Low-level output voltage for LVCMOS VOL V outputs VCC = 3 V, IOL = 6 mA 0.5 VCC = 3 V, IOL = 12 mA 0.8 IOH High-level output current VCC = 3.3 V, VO = 1.65 V –30 mA IOL Low-level output current VCC = 3.3 V, VO = 1.65 V 33 mA VREF_IN = VCC/2, Y = VCC/2, tpho Phase offset (REF_IN to Y output)(5) 1.8 ns see Figure 11, Load = 10 pF tsk(p) LVCMOS pulse skew, see Figure 10 Crosspoint to VCC/2 load, see Figure 12 150 ps tpd(LH) Crosspoint to VCC/2, Propagation delay from VCXO_IN to Load = 10 pF, see Figure 12 (PLL 2 2.5 3 ns Yx, see Figure 10 tpd(HL) bypass mode) All outputs have the same divider ratio 55 LVCMOS single-ended output skew, tsk(o) ps see (6) and Figure 10 Outputs have different divider ratios 70 Duty cycle LVCMOS VCC/2 to VCC/2 49% 51% 20% to 80% of swing (load tslew-rate Output rise/fall slew rate 2.4 3.5 V/ns see Figure 12) LVPECL fclk Output frequency, see (7) and Figure 5 Load, see Figure 13 0 1500 MHz II LVPECL input current VI = 0 V or VCC ±20 µA VOH LVPECL high-level output voltage Load, See Figure 13 VCC–1.18 VCC–0.81 V VOL LVPECL low-level output voltage Load, See Figure 13 VCC–2 VCC–1.55 V |VOD| Differential output voltage See Figure 9 and load, see Figure 13 500 mV VREF_IN = VCC/2 to cross point of Y, tpho Phase offset (REF_IN to Y output)(6) –200 100 ps see Figure 11 tpd(LH) Propagation delay time, VCXO_IN to Cross point-to-cross point, load 340 490 640 ps Yx, see Figure 10 see Figure 13 tpd(HL) Cross point-to-cross point, load tsk(p) LVPECL pulse skew, see Figure 10 10 ps see Figure 13 Load see Figure 13, all outputs have the 20 same divider ratio tsk(o) LVPECL output skew(6) ps Load see Figure 13, outputs have 50 different divider ratios tr / tf Rise and fall time 20% to 80% of VOUTPP, see Figure 9 120 170 220 ps Input capacitance at VCXO_IN, CI 1.5 pF VCXO_IN LVCMOS-TO-LVPECL Output skew between LVCMOS and Cross point to VCC/2; load, tsk(P_C) 1.7 2 2.4 ns LVPECL outputs, see (8) and Figure 10 see Figure 12 and Figure 13 (4) These inputs have an internal 150-k Ω pullup resistor. (5) This is valid only for the same frequency of REF_IN clock and Y output clock. It can be adjusted by the SPI controller (reference delay M and VCXO delay N). (6) The tsk(o) specification is only valid for equal loading of all outputs. (7) Operating the LVCMOS or LVPECL output above the maximum frequency will not cause a malfunction to the device, but the output signal swing may no longer meet the output specification. (8) The phase of LVCMOS is lagging in reference to the phase of LVPECL. 8 |
Similar Part No. - CDCM7005ZVAR |
|
Similar Description - CDCM7005ZVAR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |