Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ICS8735AY-01T Datasheet(PDF) 7 Page - Integrated Circuit Systems

Part # ICS8735AY-01T
Description  1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ICST [Integrated Circuit Systems]
Direct Link  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS8735AY-01T Datasheet(HTML) 7 Page - Integrated Circuit Systems

Back Button ICS8735AY-01T Datasheet HTML 3Page - Integrated Circuit Systems ICS8735AY-01T Datasheet HTML 4Page - Integrated Circuit Systems ICS8735AY-01T Datasheet HTML 5Page - Integrated Circuit Systems ICS8735AY-01T Datasheet HTML 6Page - Integrated Circuit Systems ICS8735AY-01T Datasheet HTML 7Page - Integrated Circuit Systems ICS8735AY-01T Datasheet HTML 8Page - Integrated Circuit Systems ICS8735AY-01T Datasheet HTML 9Page - Integrated Circuit Systems ICS8735AY-01T Datasheet HTML 10Page - Integrated Circuit Systems ICS8735AY-01T Datasheet HTML 11Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 17 page
background image
8735AY-01
www.icst.com/products/hiperclocks.html
REV. F NOVEMBER 12, 2004
7
Integrated
Circuit
Systems, Inc.
ICS8735-01
1:5 DIFFERENTIAL-TO-3.3V LVPECL
ZERO DELAY CLOCK GENERATOR
APPLICATION INFORMATION
Figure 2 shows how the differential input can be wired to accept
single ended levels. The reference voltage V_REF = V
CC/2 is
generated by the bias resistors R1, R2 and C1. This bias circuit
should be located as close as possible to the input pin.The ratio
FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT
WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS
of R1 and R2 might need to be adjusted to position the V_REF in
the center of the input voltage swing. For example, if the input
clock swing is only 2.5V and V
CC = 3.3V, V_REF should be 1.25V
and R2/R1 = 0.609.
V_REF
R1
1K
C1
0.1u
R2
1K
Single Ended Clock Input
CLKx
nCLKx
VCC
V
CC - 2V
50
50
RTT
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
RTT =
Z
o
1
((V
OH + VOL) / (VCC – 2)) – 2
3.3V
125
125
84
84
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
The clock layout topology shown below is a typical termina-
tion for LVPECL outputs. The two different layouts mentioned
are recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that gen-
erate ECL/LVPECL compatible outputs. Therefore, terminating
resistors (DC current path to ground) or current sources must
be used for functionality. These outputs are designed to drive
50
Ω transmission lines. Matched impedance techniques should
be used to maximize operating frequency and minimize signal
distortion.
Figures 1A and 1B show two different layouts which
are recommended only as guidelines. Other suitable clock lay-
outs may exist and it would be recommended that the board
designers simulate to guarantee compatibility across all printed
circuit and clock component process variations.
FIGURE 1B. LVPECL OUTPUT TERMINATION
FIGURE 1A. LVPECL OUTPUT TERMINATION
TERMINATION FOR LVPECL OUTPUTS


Similar Part No. - ICS8735AY-01T

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
ICS8735AM-21 ETC-ICS8735AM-21 Datasheet
198Kb / 15P
   700MHZ, DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR
ICS8735AM-21T ETC-ICS8735AM-21T Datasheet
198Kb / 15P
   700MHZ, DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR
More results

Similar Description - ICS8735AY-01T

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
8735-31 IDT-8735-31_16 Datasheet
424Kb / 21P
   1:5, Differential-to-3.3V LVPECL Zero Delay Clock Generator
logo
Renesas Technology Corp
8735-31 RENESAS-8735-31 Datasheet
620Kb / 22P
   1:5, Differential-to-3.3V LVPECL Zero Delay Clock Generator
January 27, 2016
8735BI-01 RENESAS-8735BI-01 Datasheet
610Kb / 22P
   1:5, Differential-to-3.3V LVPECL Zero Delay Clock Generator
January 27, 2016
8735BI-21 RENESAS-8735BI-21 Datasheet
635Kb / 19P
   700MHz, Differential-to-3.3V LVPECL Zero Delay Clock Generator
1/27/15
logo
List of Unclassifed Man...
ICS8735-21 ETC-ICS8735-21 Datasheet
198Kb / 15P
   700MHZ, DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR
logo
Integrated Device Techn...
ICS8735-21 IDT-ICS8735-21 Datasheet
840Kb / 20P
   700MHz, DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR
logo
Integrated Circuit Syst...
ICS8745B ICST-ICS8745B Datasheet
192Kb / 15P
   1:5 DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
logo
Integrated Device Techn...
ICS8745BI IDT-ICS8745BI Datasheet
814Kb / 20P
   1:5 Differential-to-LVDS Zero Delay Clock Generator
logo
Renesas Technology Corp
ICS8745BI RENESAS-ICS8745BI Datasheet
880Kb / 21P
   1:5 Differential-to-LVDS Zero Delay Clock Generator
2019
8745B-21 RENESAS-8745B-21 Datasheet
519Kb / 20P
   1:1 Differential-to-LVDS Zero Delay Clock Generator
Rev D 2/17/15
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com