 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
KFM1216Q2M Datasheet(PDF) 10 Page - Samsung semiconductor |
|
||||||||||||||||||||||||||||||
KFM1216Q2M Datasheet(HTML) 10 Page - Samsung semiconductor |
|
|
10 / 88 page  MuxOneNAND512(KFM1216Q2M) FLASH MEMORY 10 3. PIN DESCRIPTION NOTE: Do not leave power supply(VCC, VSS) disconnected. Pin Name Type Nameand Description Host Interface ADQ15~ADQ0 I/O Multiplexed Address/Data bus - Inputs for addresses during read operation, which are for addressing BufferRAM & Register. - Inputs data during program and commands during all operations, outputs data during memory array/ register read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. INT O Interrupt Notifying Host when a command has completed. It is open drain output with internal resistor(~50kohms). After power-up, it is at hi-z condition. Once IOBE is set to 1, it does not float to hi-z condition even when the chip is deselected or when outputs are disabled. RDY O Ready Indicates data valid in synchronous read modes and is activated while CE is low CLK I Clock CLK synchronizes the device to the system bus frequency in synchronous read mode. The first rising edge of CLK in conjunction with AVD low latches address input. WE I Write Enable WE controls writes to the bufferRAM and registers. Datas are latched on the WE pulse’s rising edge AVD I Address Valid Detect Indicates valid address presence on address inputs. During asynchronous read operation, all addresses are latched on AVD’s rising edge, and during synchronous read operation, all addresses are latched on CLK’s rising edge while AVD is held low for one clock cycle. > Low : for asynchronous mode, indicates valid address ;for burst mode, causes starting address to be latched on rising edge on CLK > High : device ignores address inputs RP I Reset Pin When low, RP resets internal operation of MuxOneNAND. RP status is don’t care during power-up and bootloading. CE I Chip Enable CE-low activates internal controll logic, and CE-high deselects the device, places it in standby state, and places A/DQ in Hi-Z OE I Output Enable OE-low enables the device’s output data buffers during a read cycle. Power Supply VCC-Core/Vcc Power for MuxOneNAND Core This is the power supply for MuxOneNAND Core. VCC-IO/Vccq Power for MuxOneNAND I/O This is the power supply for MuxOneNAND I/O Vcc-IO is internally connected to Vcc-Core, thus should be connected to the same power supply. VSS Ground for MuxOneNAND etc DNU Do Not Use Leave it disconnected. These pins are used for testing. NC No Connection Lead is not internally connected. |
Similar Part No. - KFM1216Q2M |
|
Similar Description - KFM1216Q2M |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
