Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M24128-BWMN6TP Datasheet(PDF) 7 Page - STMicroelectronics

Part # M24128-BWMN6TP
Description  256Kbit and 128Kbit Serial I2C Bus EEPROM With Three Chip Enable Lines
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M24128-BWMN6TP Datasheet(HTML) 7 Page - STMicroelectronics

Back Button M24128-BWMN6TP Datasheet HTML 3Page - STMicroelectronics M24128-BWMN6TP Datasheet HTML 4Page - STMicroelectronics M24128-BWMN6TP Datasheet HTML 5Page - STMicroelectronics M24128-BWMN6TP Datasheet HTML 6Page - STMicroelectronics M24128-BWMN6TP Datasheet HTML 7Page - STMicroelectronics M24128-BWMN6TP Datasheet HTML 8Page - STMicroelectronics M24128-BWMN6TP Datasheet HTML 9Page - STMicroelectronics M24128-BWMN6TP Datasheet HTML 10Page - STMicroelectronics M24128-BWMN6TP Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 25 page
background image
7/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
DEVICE OPERATION
The device supports the I2C protocol. This is sum-
marized in Figure 5.. Any device that sends data
on to the bus is defined to be a transmitter, and
any device that reads the data to be a receiver.
The device that controls the data transfer is known
as the bus master, and the other as the slave de-
vice. A data transfer can only be initiated by the
bus master, which will also provide the serial clock
for synchronization. The M24xxx-B device is al-
ways a slave in all communication.
Start Condition
Start is identified by a falling edge of Serial Data
(SDA) while Serial Clock (SCL) is stable in the
High state. A Start condition must precede any
data transfer command. The device continuously
monitors (except during a Write cycle) Serial Data
(SDA) and Serial Clock (SCL) for a Start condition,
and will not respond unless one is given.
Stop Condition
Stop is identified by a rising edge of Serial Data
(SDA) while Serial Clock (SCL) is stable and driv-
en High. A Stop condition terminates communica-
tion between the device and the bus master. A
Read command that is followed by NoAck can be
followed by a Stop condition to force the device
into the Stand-by mode. A Stop condition at the
end of a Write command triggers the internal EE-
PROM Write cycle.
Acknowledge Bit (ACK)
The acknowledge bit is used to indicate a success-
ful byte transfer. The bus transmitter, whether it be
bus master or slave device, releases Serial Data
(SDA) after sending eight bits of data. During the
9th clock pulse period, the receiver pulls Serial
Data (SDA) Low to acknowledge the receipt of the
eight data bits.
Data Input
During data input, the device samples Serial Data
(SDA) on the rising edge of Serial Clock (SCL).
For correct device operation, Serial Data (SDA)
must be stable during the rising edge of Serial
Clock (SCL), and the Serial Data (SDA) signal
must change
only when Serial Clock (SCL) is driv-
en Low.
Memory Addressing
To start communication between the bus master
and the slave device, the bus master must initiate
a Start condition. Following this, the bus master
sends the Device Select Code, shown in Table 3.
(on Serial Data (SDA), most significant bit first).
The Device Select Code consists of a 4-bit Device
Type Identifier, and a 3-bit Chip Enable “Address”
(E2, E1, E0). To address the memory array, the 4-
bit Device Type Identifier is 1010b.
Up to eight memory devices can be connected on
a single I2C bus. Each one is given a unique 3-bit
code on the Chip Enable (E0, E1, E2) inputs.
When the Device Select Code is received, the de-
vice only responds if the Chip Enable Address is
the same as the value on the Chip Enable (E0, E1,
E2) inputs.
The 8th bit is the Read/Write bit (RW). This bit is
set to 1 for Read and 0 for Write operations.
If a match occurs on the Device Select code, the
corresponding device gives an acknowledgment
on Serial Data (SDA) during the 9th bit time. If the
device does not match the Device Select code, it
deselects itself from the bus, and goes into Stand-
by mode.
Table 6. Operating Modes
Note: 1. X =
VIH or VIL.
Mode
RW bit
WC 1
Bytes
Initial Sequence
Current Address Read
1
X
1
START, Device Select, RW = 1
Random Address Read
0X
1
START, Device Select, RW = 0, Address
1
X
reSTART, Device Select, RW = 1
Sequential Read
1
X
≥ 1
Similar to Current or Random Address Read
Byte Write
0
VIL
1
START, Device Select, RW = 0
Page Write
0
VIL
≤ 64
START, Device Select, RW = 0


Similar Part No. - M24128-BWMN6TP

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
M24128-BWMN6TP STMICROELECTRONICS-M24128-BWMN6TP Datasheet
350Kb / 39P
   128 Kbit, 64 Kbit and 32 Kbit serial I짼C bus EEPROM
More results

Similar Description - M24128-BWMN6TP

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
M24512-W STMICROELECTRONICS-M24512-W Datasheet
265Kb / 31P
   512 Kbit and 256 Kbit Serial I2C bus EEPROM with three Chip Enable lines
M95128 STMICROELECTRONICS-M95128 Datasheet
580Kb / 39P
   256Kbit and 128Kbit Serial SPI Bus EEPROM With High Speed Clock
October 2004
M24256-BF STMICROELECTRONICS-M24256-BF Datasheet
507Kb / 42P
   256 Kbit serial I짼C bus EEPROM with three Chip Enable lines
M24256-B STMICROELECTRONICS-M24256-B Datasheet
172Kb / 19P
   256/128 Kbit Serial IC Bus EEPROM With Three Chip Enable Lines
M24512-W STMICROELECTRONICS-M24512-W_08 Datasheet
321Kb / 35P
   512 Kbit and 256 Kbit serial I짼C bus EEPROM with three Chip Enable lines
logo
Catalyst Semiconductor
CAT24AC128 CATALYST-CAT24AC128 Datasheet
474Kb / 11P
   128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins
CAT24AC128 CATALYST-CAT24AC128_06 Datasheet
666Kb / 11P
   128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins
logo
Sanyo Semicon Device
LE25LB1282TT SANYO-LE25LB1282TT Datasheet
256Kb / 14P
   Serial SPI EEPROM (SPI Bus)(128Kbit)
logo
Asahi Kasei Microsystem...
AK6516C AKM-AK6516C Datasheet
129Kb / 17P
   SPI bus 256Kbit Serial CMOS EEPROM
logo
STMicroelectronics
M24256-A STMICROELECTRONICS-M24256-A Datasheet
176Kb / 20P
   256 Kbit Serial I C Bus EEPROM With Two Chip Enable Lines
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com