Electronic Components Datasheet Search
Selected language     English  â–¼
Advanced Search

              



Part Name


H27UCG8T2BTR-BC Datasheet(PDF) 7 Page - Hynix Semiconductor

Part No. H27UCG8T2BTR-BC
Description  64Gb(8192M x 8bit) MLC NAND Flash
Download  56 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  HYNIX [Hynix Semiconductor]
Homepage  http://www.skhynix.com/ko/index.jsp
Logo 

 7 page
background image
H27UCG8T2BTR-BC
64Gb(8192M x 8bit) MLC NAND Flash
Rev 0.1 / Oct. 2012
7
Pin Name
Description
I/O 0―
I/O 7
DATA INPUTS/OUTPUTS
The I/O pins is used to COMMAND LATCH cycle, ADDRESS INPUT cycle, and DATA in-out
cycles during read / write operations. The I/O pins float to High-Z when the device is
deselected or the outputs are disabled.
CLE
COMMAND LATCH ENABLE
This input activates the latching of the I/O inputs inside the Command Register on the Rising
edge of Write Enable (WE#).
ALE
ADDRESS LATCH ENABLE
This input activates the latching of the I/O inputs inside the Address Register on the Rising
edge of Write Enable (WE#).
CE#
CHIP ENABLE
This input controls the selection of the device. When the device is busy, CE# low does not
deselect the memory. The device goes into Stand-by mode when CE# goes High during the
device is in Ready state. The CE# signal is ignored when device is in Busy state, and will not
enter Standby mode even if the CE# goes high.
WE#
WRITE ENABLE
This input acts as clock to latch Command, Address and Data. The I/O inputs are latched on
the rise edge of WE#.
RE#
READ ENABLE
The RE# input is the serial data-out control, and when active drives the data onto the I/O
bus. Data is valid tREA after the falling edge of RE# which also increments the internal
column address counter by one.
WP#
WRITE PROTECT
The WP# pin, when Low, provides a hardware protection against undesired write operations.
Hardware Write Protection is activated when the Write Protect pin is low. In this condition
modify operation do not start and the content of the memory is not altered. Write Protect pin
is not latched by Write Enable to ensure the protection even during the power up phases.
R/B#
READY / BUSY
The Ready/Busy output is an Open Drain pin that signals the state of the memory.
VCCQ
SUPPLY VOLTAGE FOR I/O BUFFER
VSSQ
GROUND FOR I/O BUFFER
VCC
SUPPLY VOLTAGE
The VCC supplies the power for all the operations. (Read, Write, and Erase).
VSS
GROUND
NC
NO CONNECTED
NOTE: A 0.1uF capacitor should be connected between the Vcc (Supply Voltage) pin and the Vss (Ground)
pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry
the currents required during program and erase operations.
Table 2 : Signal descriptions
1.2. Pin Descriptions




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56 


Datasheet Download




Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl