Electronic Components Datasheet Search
Selected language     English  β–Ό
Advanced Search

              



Part Name


H27UCG8T2BTR-BC Datasheet(PDF) 20 Page - Hynix Semiconductor

Part No. H27UCG8T2BTR-BC
Description  64Gb(8192M x 8bit) MLC NAND Flash
Download  56 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  HYNIX [Hynix Semiconductor]
Homepage  http://www.skhynix.com/ko/index.jsp
Logo 

 20 page
background image
H27UCG8T2BTR-BC
64Gb(8192M x 8bit) MLC NAND Flash
Rev 0.1 / Oct. 2012
20
Notes:
1. If Reset Command (FFh) is written at Ready state, the device goes into Busy for maximum 5us.
2. Program / Erase Enable Operation: WP# high to WE# High.
Program / Erase Disable Operation: WP# Low to WE# High.
3. The transition of the corresponding control pins must occur only while WE# is held low.
4. tADL is the time from the WE# rising edge of final address cycle to the WE# rising edge of first
data cycle.
I/O
Page
Program
Block
Erase
Read
Cache
Read
Cache
Program
Coding
70h / 78h
0
Pass / Fail
Pass / Fail
N/A
N/A
Pass /
Fail (N)
N page
Pass : β€ž0β€Ÿ Fail : β€ž1β€Ÿ
1
N/A
N/A
N/A
N/A
Pass /
Fail (N-1)
N -1 page
Pass : β€ž0β€Ÿ Fail : β€ž1β€Ÿ
2
N/A
N/A
N/A
N/A
N/A
β€ž0β€Ÿ
3
N/A
N/A
N/A
N/A
N/A
β€ž0β€Ÿ
4
N/A
N/A
N/A
N/A
N/A
β€ž0β€Ÿ
5
N/A
N/A
N/A
Ready /
Busy
Ready /
Busy
Ready / Busy
Busy : β€ž0β€Ÿ Ready : β€ž1β€Ÿ
6
Ready /
Busy
Ready /
Busy
Ready /
Busy
Ready /
Busy
Ready /
Busy
Data Cache Ready / Busy
Busy : β€ž0β€Ÿ Ready : β€ž1β€Ÿ
7
Write
Protect
Write
Protect
Write
Protect
Write
Protect
Write
Protect
Protected : β€ž0β€Ÿ
Not Protected : β€ž1β€Ÿ
Notes:
1. I/O0 : This bit is only valid for Program and Erase operations. During Cache Program operations,
this bit is only valid when I/O5 is set to one.
2. I/O1 : This bit is only valid for cache program operations. This bit is not valid until after the second
15h command or the 10h command has been transferred in a Cache program sequence.
When Cache program is not supported, this bit is not used.
3. I/O5 : If set to one, then there is no array operation in progress. If cleared to zero, then there is a
command being processed (I/O6 is cleared to zero) or an array operation in progress. When
overlapped interleaved operations or cache commands are not supported, this bit is not used.
4. I/O6 : If set to one, then the device or interleaved address is ready for another command and all
other bits in the status value are valid. If cleared to zero, then the last command issued is not
yet complete and Status Register bits<5:0> are invalid value. When cache operations are in
use, then this bit indicates whether another command can be accepted, and I/O5 indicates
whether the last operation is complete.
2.8. Status Register Coding
2.8.1. Status Register Coding For 70h/78h command




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56 


Datasheet Download




Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights ReservedΒ© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl