Electronic Components Datasheet Search
Selected language     English  ▼

Delete All
ON OFF

Advanced Search

              





RFM95 Datasheet(PDF) 29 Page - HOPE Microelectronics CO., Ltd.

Part No. RFM95
Description  Low Power Long Range Transceiver Module
Download  121 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  HOPE [HOPE Microelectronics CO., Ltd.]
Homepage  https://www.hoperf.com/
Logo 

 29 page
background image
Page 29
RFM95/96/97/98(W)
Tel: + 86-755-82973805
Fax: + 86-755-82973550
E-mail: sales@hoperf.com http:/ / www.hoperf.com
WIRELESS & SENSING
PRELIMINARY
DATASHEET
4.1.2. LoRa
TM
  Digital Interface
The LoRaTM  modem comprises three types of digital interface, static configuration registers, status registers and a FIFO
data buffer. All are accessed through the RFM95/96/97/98(W)’s SPI interface - full details of each type of register are
given below. Full listings of the register addresses used for SPI access are given in Section 6.4.
4.1.2.1. LoRa
TM
 Configuration Registers
Configuration registers are accessed through the SPI interface. Registers are readable in all device mode including Sleep.
However, they should be written only in Sleep and Stand-by modes. Please note that the automatic top level
sequencer (TLS modes) are not available in LoRa
TM
   mode and the configuration register mapping changes as
shown in Table
85. The content of the LoRaTM configuration registers is retained in FSK/OOK mode. For the functionality of
mode registers common to both FSK/OOK and LoRaTM  mode, please consult the Analog and RF Front End section of this
document (Section 5).
4.1.2.2. Status Registers
Status registers provide status information during receiver operation.
4.1.2.3. LoRa
TM
 Mode FIFO Data Buffer
Overview
The RFM95/96/97/98(W) is equipped with a 256 byte RAM data buffer which is uniquely accessible in LoRa mode. This
RAM area, thereafter reffered to as the FIFO Data buffer, is fully customizable by the user and allows access to the
received, or to be transmitted, data. All access to the LoRaTM  FIFO data buffer is done via the SPI interface. A diagram of
the user defined memory mapping of the FIFO data buffer is shown below. These FIFO data buffer can be read in all
operating modes except sleep and store data related to the last receive operation performed. It is automatically cleared of
old content upon each new transition to receive mode.
Figure 7. LoRa
TM
 
data buffer




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl