Electronic Components Datasheet Search
Selected language     English  â–Ľ
Advanced Search

              



Part Name


ALC888S-VD Datasheet(PDF) 18 Page - Realtek Semiconductor Corp.

Part No. ALC888S-VD
Description  7.12 CHANNEL HD AUDIO CODEC WITH TWO INDEPENDENT SPDIF OUTPUTS
Download  92 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  REALTEK [Realtek Semiconductor Corp.]
Homepage  https://www.realtek.com/en/
Logo 

 18 page
background image
ALC888S-VD
Datasheet
7.1+2 Channel HD Audio Codec with Two Independent
SPDIF Outputs
10
Track ID: JATR-2265-11
Rev. 1.2
Name
Type
Pin Description
Characteristic Definition
AVSS2
G
42
Analog Ground for DAC & ADC
Analog GND
CENTER
IO
43
Analog Input and Output (Left)
Analog I/O (PORT-G-L), default center channel
LFE
IO
44
Analog Input and Output (Right)
Analog I/O (PORT-G-R), default LFE channel
SIDE-L
IO
45
Analog Input and Output (Left)
Analog I/O (PORT-H-L), default side channel
SIDE-R
IO
46
Analog Input and Output (Right)
Analog I/O (PORT-H-R), default side channel
SPDIF-IN/EAPD
IO
47
SPDIF Input/
External Amplifier Power Down
Digital Input: Schmitt trigger (5V tolerance),
VIL =0.44Ă—DVDD, VIH =0.56Ă—DVDD
Digital Output:
VOL <0.1Ă—DVDD, VOH >0.9Ă—DVDD
SPDIF-OUT
O
48
Primary SPDIF Out
Digital Output:
VOL <0.1Ă—DVDD, VOH >0.9Ă—DVDD
10mA@75
Ω Output driving
Total: 48 Pins
Note1: Pins 2 and 4 have multiple functions. Their default operation is as GPIOs. They function as digital MIC pins when
the configuration register of the digital MIC pin widget (node ID12h) is enabled, and exclusively function as secondary
SPDIF-OUT when the configuration register of the SPDIF-OUT2 pin widget (node ID 11h) is enabled.
6.2. Pin Differences: ALC888S-VD vs. ALC888S-VC
Table 2.
Pin Differences: ALC888S-VD vs. ALC888S-VC
Pin Number
ALC888S-VD
ALC888S-VC
Description for ALC888S-VD
Pin 2
GPIO0/DMIC-CLK
/SPDIF-OUT2
SPDIFO2
Pin 2 is re-designed as a share pin to support secondary
SPDIF-OUT, GPIO, and digital microphone interface.
Pin 3(*)
REGREF
GPIO0/DMIC-CLK
Pin 3 is used as reference for the integrated regulator.
Pin 25
LDO-OUT1
AVDD1
LDO output1; must be shorted to Pin38
Pin 29(*)
LDO-IN
LINE1-VREFO
Pin 29 is used as VDD input for the built-in LDO.
Pin 38
LDO-OUT2
AVDD2
LDO output2; must be shorted to Pin25
(*) Please notice external circuit connected to pin3/pin29 if ALC888S-VD is directly mounted on C version layout.




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92 


Datasheet Download




Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl