Electronic Components Datasheet Search
Selected language     English  ▼
Advanced Search

              



Part Name


AM2320 Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

Part No. AM2320
Description  Digital Temperature and Humidity Sensor
Download  27 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ETC2 [List of Unclassifed Manufacturers]
Homepage  
Logo 

 7 page
background image
logic level "0"; during high clock line SCL and SDA data line is high logic level represents the
current transmission "1." Logic "0" (low) and "1" (high) level, is related to the level of VDD decision
(detailed in Table 3 AM2320 DC Characteristics table). In addition, each transmission of a data bit
clock pulse is generated.
Term
Description
Transmitter
Send data to the device bus
Receptor
Device receiving data from the bus
Host computer
Transmit clock signal generating device initialization and termination sent
Slave
The device addressed by the host
Multi-master
At the same time there is more than one host attempts to control the bus,
but do not destroy the message
Arbitration
There is a multiple hosts at the same time try to control the bus, but only
allows it a control bus and make the message is not destroyed in the
process
Synchronous
Two or more devices in the process of synchronizing the clock signal
◎Data validity
Data line SDA data must remain stable during the high period of the clock. High or low state
of the data line SDA is only in the low period of SCL clock line only allowed to change. But at the
start and end I
2 C bus exceptions (for details see the start and stop conditions). Some other serial bus
data as may be required valid edge (rising or falling) of the clock signal, but I
2 C bus is valid level.
The specific timing diagram shown in Figure 6.
Figure 6: Bit Transfer
C bus
◎Start and stop conditions
Start condition: Period when SCL is high, SDA high to low Start condition generating
transition from. Bus after the start condition is generated in a busy state. The
initial condition is often abbreviated as S.
Stop condition: Period when SCL is high, SDA generates a stop condition low to high
transition from. Bus stop condition is generated in an idle state. The stop
condition abbreviated as P.
Start and stop conditions diagram shown in Figure 7.
- 6 -




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27 


Datasheet Download




Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl