Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HSP3824 Datasheet(PDF) 11 Page - Harris Corporation

Part # HSP3824
Description  Direct Sequence Spread Spectrum Baseband Processor
Download  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HARRIS [Harris Corporation]
Direct Link  http://www.harris.com
Logo HARRIS - Harris Corporation

HSP3824 Datasheet(HTML) 11 Page - Harris Corporation

Back Button HSP3824 Datasheet HTML 7Page - Harris Corporation HSP3824 Datasheet HTML 8Page - Harris Corporation HSP3824 Datasheet HTML 9Page - Harris Corporation HSP3824 Datasheet HTML 10Page - Harris Corporation HSP3824 Datasheet HTML 11Page - Harris Corporation HSP3824 Datasheet HTML 12Page - Harris Corporation HSP3824 Datasheet HTML 13Page - Harris Corporation HSP3824 Datasheet HTML 14Page - Harris Corporation HSP3824 Datasheet HTML 15Page - Harris Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 41 page
background image
11
HSP3824
RX Port
The timing diagram Figure 7 illustrates the relationships
between the various signals of the RX port. The receive data
port serially outputs the demodulated data from RXD. The
data is output as soon as it is demodulated by the HSP3824.
RX_PE must be at its active state throughout the receive
operation. When RX_PE is inactive the device's receive
functions, including acquisition, will be in a stand by mode.
RXCLK is an output from the HSP3824 and is the clock for
the serial demodulated data on RXD. MD_RDY is an output
from the HSP3824 and it envelopes the valid data on RXD.
The HSP3824 can be also programmed to ignore error
detections during the CCITT - CRC 16 check of the header
fields. If programmed to ignore errors the device continues to
output the demodulated data in its entirety regardless of the
CCITT - CRC 16 check result. This option is programmed
through CR 2, bit 5.
Note that RXCLK becomes active after acquisition, well
before valid data begins to appear on RXD and MD_RDY is
asserted. MD_RDY returns to its inactive state under the fol-
lowing conditions:
• The number of data symbols, as defined by the length field
in the protocol, has been received and output through
RXD in its entirety (normal condition).
• PN tracking is lost during demodulation.
• RX_PE is deactivated by the external controller.
MD_RDY can be configured through CR 9, bit 6 to be active
low, or active high. Energy Detect (ED) pin 45 (Test port),
and Carrier Sense (CRS) pin 46 (Test port), are available
outputs from the HSP3824 and can be useful signals for an
effective RX interface design. Use of these signals is
optional. CRS and ED are further described within this docu-
ment. The receive port is completely independent from the
operation of the other interface ports including the TX port,
supporting therefore a full duplex mode.
I/Q ADC Interface
The PRISM baseband processor chip (HSP3824) includes
two 3-bit Analog to Digital converters (ADCs) that sample
the analog input from the IF down converter. The I/Q ADC
clock, MCLK, samples at twice the chip rate. The maximum
sampling rate is 44MHz (power supply: 3.3V to 5.0V) or
33MHz (power supply 2.7V to 5.5V).
The interface specifications for the I and Q ADCs are listed
on Table 2 below.
The voltages applied to pin 16,VREFP and pin 17, VREFN set
the references for the internal I and Q ADC converters. In
addition, VREFP is also used to set the RSSI ADC converter
reference. For a nominal 500mVP-P, the suggested VREFP
voltage is 1.75V, and the suggested VREFN is 0.93V. VREFN
should never be less than 0.25V. Since these ADCs are
intended to sample AC voltages, their inputs are biased
internally and they should be capacitively coupled.
The ADC section includes a compensation (calibration) cir-
cuit that automatically adjusts for temperature and compo-
nent variations of the RF and IF strips. The variations in gain
of limiters, AGC circuits, filters etc. can be compensated for
up to
±4dB. Without the compensation circuit, the ADCs
could see a loss of up to 1.5 bits of the 3 bits of quantization.
The ADC calibration circuit adjusts the ADC reference volt-
ages to maintain optimum quantization of the IF input over
this variation range. It works on the principle of setting the
reference to insure that the signal is at full scale (saturation)
a certain percentage of the time. Note that this is not an
AGC and it will compensate only for slow variations in signal
levels (several seconds).
TABLE 2. I, Q, ADC SPECIFICATIONS
PARAMETER
MIN
TYP
MAX
Full Scale Input Voltage (VP-P)
0.25
0.50
1.0
Input Bandwidth (-0.5dB)
-
20MHz
-
Input Capacitance (pF)
-
5
-
Input Impedance (DC)
5k
--
FS (Sampling Frequency)
-
-
44MHz
NOTE: MD_RDY active after CRC16.
FIGURE 7. RX PORT TIMING
RXCLK
RX_PE
CRS (TEST 7)
MD_RDY
RXD
PROCESSING
LSB
DATA
MSB
PREAMBLE/HEADER


Similar Part No. - HSP3824

ManufacturerPart #DatasheetDescription
logo
Heyco.
HSP3 HEYCO-HSP3 Datasheet
111Kb / 1P
   Nylon PCB Supports - Imperial Spacing
logo
JL World Company Limite...
HSP3040A JLWORLD-HSP3040A Datasheet
108Kb / 1P
   SPEAKER SOUND GENERATORS
HSP3040B JLWORLD-HSP3040B Datasheet
1Mb / 1P
   Specification for other impedance is available upon request
HSP3040B-8 JLWORLD-HSP3040B-8 Datasheet
1Mb / 1P
   Specification for other impedance is available upon request
More results

Similar Description - HSP3824

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
HFA3861B INTERSIL-HFA3861B Datasheet
733Kb / 36P
   Direct Sequence Spread Spectrum Baseband Processor
February 2002
HFA3863 INTERSIL-HFA3863 Datasheet
305Kb / 39P
   Direct Sequence Spread Spectrum Baseband Processor
HFA3860B INTERSIL-HFA3860B Datasheet
272Kb / 40P
   Direct Sequence Spread Spectrum Baseband Processor
HFA3861 INTERSIL-HFA3861 Datasheet
218Kb / 35P
   Direct Sequence Spread Spectrum Baseband Processor
July 1999
HFA3824A INTERSIL-HFA3824A Datasheet
271Kb / 40P
   Direct Sequence Spread Spectrum Baseband Processor
August 1998
HFA3860A INTERSIL-HFA3860A Datasheet
251Kb / 39P
   Direct Sequence Spread Spectrum Baseband
November 1998
HFA3860 INTERSIL-HFA3860 Datasheet
250Kb / 40P
   11 Mbps Direct Sequence Spread Spectrum Baseband Processor
July 1998
HFA3861A INTERSIL-HFA3861A Datasheet
440Kb / 37P
   Direct Sequence Spread Spectrum Baseband Processo
logo
List of Unclassifed Man...
TRW-24DSMCU ETC2-TRW-24DSMCU Datasheet
498Kb / 8P
   2.4G Direct Sequence Spread Spectrum RF Module
TRW-24DSSS ETC2-TRW-24DSSS Datasheet
781Kb / 4P
   2.4GHz Direct Sequence Spread Spectrum RF Module
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com