 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
M5M465405DTP-6S Datasheet(PDF) 9 Page - Mitsubishi Electric Semiconductor |
|
||||||||||||||||||||||||||||||
M5M465405DTP-6S Datasheet(HTML) 9 Page - Mitsubishi Electric Semiconductor |
|
|
9 / 39 page  MITSUBISHI ELECTRIC Aug. 1999 EDO MODE 67108864-BIT (16777216-WORD BY 4-BIT) DYNAMIC RAM EDO MODE 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM EDO MODE 67108864-BIT (4194304-WORD BY 16-BIT) DYNAMIC RAM MITSUBISHI LSIs (Rev. 1.0) M5M467405/465405DJ,DTP -5,-6,-5S,-6S M5M467805/465805DJ,DTP -5,-6,-5S,-6S M5M465165DJ,DTP -5,-6,-5S,-6S 9 SWITCHING CHARACTERISTICS (Ta=0 70 , Vcc=3.3 0.3V, Vss=0V, unless otherwise noted , see notes 6,14,15) C Parameter Symbol Limits Unit M5M46X405D-5,5S M5M46X805D-5,5S M5M465165D-5,5S M5M46X405D-6,6S M5M46X805D-6,6S M5M465165D-6,6S Access time from CAS Access time from RAS Column address access time tCAC ns ns ns ns ns 15 30 33 60 13 25 28 50 tRAC tAA tCPA tOEA Access time from CAS precharge (Note 7,8) (Note 7,9) (Note 7,10) (Note 7,11) (Note 7) Access time from OE 15 13 Min Max Min Max 5 5 tCLZ tOEZ (Note 12) Output disable time after OE high 15 13 ns ns tWEZ Output disable time after W high tOFF Output disable time after CAS high tREZ Output disable time after RAS high 13 13 13 15 15 15 ns ns ns (Note 12) (Note 12,13) (Note 12,13) Output low impedance time from CAS low (Note 7) ns tOHC Output hold time from CAS ns tOHR Output hold time from RAS (Note 13) 5 5 5 5 ~ ± Note 6: An initial pause of 500µs is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS-only refresh or CAS before RAS refresh). Note the RAS may be cycled during the initial pause. And any eight initialization cycles are required after prolonged periods (greater than 64 ms) of RAS inactivity before proper device operation is achieved. 7: Measured with a load circuit equivalent to VOH=2.4V(IOH=-2mA) / VOL=0.4V(IOL=2mA) loads and 100pF. The reference levels for measuring of output signals are VOH=2.0V and VOL=0.8V. 8: Assumes that tRCD tRCD(max) and tASC tASC(max) and tCP tCP(max). 9: Assumes that tRCD tRCD(max) and tRAD tRAD(max). If tRCD or tRAD is greater than the maximum recommended value shown in this table, tRAC will increase by amount that tRCD exceeds the value shown. 10: Assumes that tRAD tRAD(max) and tASC tASC(max). 11: Assumes that tCP tCP(max) and tASC tASC(max). 12: tOEZ(max), tWEZ(max), tOFF(max) and tREZ(max) defines the time at which the output achieves the high impedance state (IOUT 10 A) and is not reference to VOH(min) or VOL(max). 13: Output is disabled after both RAS and CAS go to high. ≥ ≥ ≥ ≥ ≤ ≤ ≤ ≤ ≤ ± µ ≥ CAPACITANCE (Ta=0 70 , Vcc=3.3 0.3V, Vss=0V, unless otherwise noted) C Limits Min Max Unit Typ pF pF pF pF pF pF Input capacitance,address inputs CI (A) CI (OE) CI (RAS) CI (W) CI (CAS) CI / O Symbol Parameter Test conditions Input capacitance, OE input Input capacitance, write control input Input capacitance, RAS input Input capacitance, CAS input Input/Output capacitance, data ports 5 7 7 7 7 VI=Vss f=1MHZ Vi=25mVrms 7 ~ ± |
Similar Part No. - M5M465405DTP-6S |
|
Similar Description - M5M465405DTP-6S |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
