Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT74ALVCH16901 Datasheet(PDF) 8 Page - Integrated Device Technology

Part # IDT74ALVCH16901
Description  3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS / CHECKERS AND BUS-HOLD
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT74ALVCH16901 Datasheet(HTML) 8 Page - Integrated Device Technology

  IDT74ALVCH16901 Datasheet HTML 1Page - Integrated Device Technology IDT74ALVCH16901 Datasheet HTML 2Page - Integrated Device Technology IDT74ALVCH16901 Datasheet HTML 3Page - Integrated Device Technology IDT74ALVCH16901 Datasheet HTML 4Page - Integrated Device Technology IDT74ALVCH16901 Datasheet HTML 5Page - Integrated Device Technology IDT74ALVCH16901 Datasheet HTML 6Page - Integrated Device Technology IDT74ALVCH16901 Datasheet HTML 7Page - Integrated Device Technology IDT74ALVCH16901 Datasheet HTML 8Page - Integrated Device Technology IDT74ALVCH16901 Datasheet HTML 9Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 8 / 9 page
background image
INDUSTRIALTEMPERATURERANGE
8
IDT74ALVCH16901
3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY
Open
VLOAD
GND
VCC
Pulse
Generator
D.U.T.
500
500
CL
RT
VIN
VOUT
(1, 2)
ALVC Link
INPUT
VIH
0V
VOH
VOL
tPLH1
tSK (x)
OUTPUT 1
OUTPUT 2
tPHL1
tSK (x)
tPLH2
tPHL2
VT
VT
VOH
VT
VOL
tSK(x) = tPLH2 - tPLH1 or tPHL2 - tPHL1
ALVC Link
SAME PHASE
INPUT TRANSITION
OPPOSITE PHASE
INPUT TRANSITION
0V
0V
VOH
VOL
tPLH
tPHL
tPHL
tPLH
OUTPUT
VIH
VT
VT
VIH
VT
ALVC Link
DATA
INPUT
0V
0V
0V
0V
tREM
TIMING
INPUT
SYNCHRONOUS
CONTROL
tSU
tH
tSU
tH
VIH
VT
VIH
VT
VIH
VT
VIH
VT
ALVC Link
ASYNCHRONOUS
CONTROL
LOW-HIGH-LOW
PULSE
HIGH-LOW-HIGH
PULSE
VT
tW
VT
ALVC Link
CONTROL
INPUT
tPLZ
0V
OUTPUT
NORMALLY
LOW
tPZH
0V
SWITCH
CLOSED
OUTPUT
NORMALLY
HIGH
ENABLE
DISABLE
SWITCH
OPEN
tPHZ
0V
VLZ
VOH
VT
VT
tPZL
VLOAD/2
VLOAD/2
VIH
VT
VOL
VHZ
ALVC Link
TEST CIRCUITS AND WAVEFORMS
Propagation Delay
Test Circuit for All Outputs
Enable and Disable Times
Set-up, Hold, and Release Times
NOTES:
1. For tSK(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tSK(b) OUTPUT1 and OUTPUT2 are in the same bank.
DEFINITIONS:
CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
NOTES:
1. Pulse Generator for All Pulses: Rate
≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate
≤ 1.0MHz; tF ≤ 2ns; tR ≤ 2ns.
Output Skew - tSK(X)
Pulse Width
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
Symbol VCC(1)=3.3V±0.3V VCC(1)=2.7V
VCC(2)=2.5V±0.2V
Unit
VLOAD
6
6
2 x Vcc
V
VIH
2.7
2.7
Vcc
V
VT
1.5
1.5
Vcc / 2
V
VLZ
300
300
150
mV
VHZ
300
300
150
mV
CL
50
50
30
pF
TEST CONDITIONS
SWITCH POSITION
Test
Switch
Open Drain
Disable Low
VLOAD
Enable Low
Disable High
GND
Enable High
All Other Tests
Open


Similar Part No. - IDT74ALVCH16901

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT74ALVCH16903 IDT-IDT74ALVCH16903 Datasheet
125Kb / 13P
   3.3V CMOS 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER, DUAL 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH16903PA IDT-IDT74ALVCH16903PA Datasheet
125Kb / 13P
   3.3V CMOS 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER, DUAL 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH16903PV IDT-IDT74ALVCH16903PV Datasheet
125Kb / 13P
   3.3V CMOS 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER, DUAL 3-STATE OUTPUTS AND BUS-HOLD
More results

Similar Description - IDT74ALVCH16901

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN74ALVC16901 TI1-SN74ALVC16901 Datasheet
169Kb / 9P
[Old version datasheet]   18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS
SN74LVCH16901 TI-SN74LVCH16901 Datasheet
155Kb / 11P
[Old version datasheet]   18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS
SN74ALVCH16901DGGR TI-SN74ALVCH16901DGGR Datasheet
368Kb / 14P
[Old version datasheet]   18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS
SN74LVCH16901 TI1-SN74LVCH16901_14 Datasheet
565Kb / 13P
[Old version datasheet]   18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS
SN74ALVCH16901 TI-SN74ALVCH16901 Datasheet
179Kb / 12P
[Old version datasheet]   18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS
logo
Integrated Device Techn...
IDT74ALVCHR16501 IDT-IDT74ALVCHR16501 Datasheet
74Kb / 7P
   3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCHR16601 IDT-IDT74ALVCHR16601 Datasheet
72Kb / 7P
   3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH16501 IDT-IDT74ALVCH16501 Datasheet
82Kb / 7P
   3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD
logo
Texas Instruments
SN54AS286 TI-SN54AS286 Datasheet
125Kb / 8P
[Old version datasheet]   9-BIT PARITY GENERATORS/CHECKERS WITH BUS-DRIVER PARITY I/O PORT
SN54AS286 TI1-SN54AS286_14 Datasheet
424Kb / 15P
[Old version datasheet]   9-BIT PARITY GENERATORS/CHECKERS WITH BUS-DRIVER PARITY I/O PORT
More results


Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com