Electronic Components Datasheet Search
Selected language     English  ▼


CS61880-IQ Datasheet(PDF) 11 Page - Cirrus Logic

Part No. CS61880-IQ
Description  OCTAL E1 LINE INTERFACE UNIT
Download  70 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  CIRRUS [Cirrus Logic]
Homepage  http://www.cirrus.com
Logo 

 11 page
background image
CS61880
DS450PP3
11
MUX/BITSEN0
43
K2
I
Multiplexed Interface/Bits Clock Select
Host Mode -This pin configures the microprocessor inter-
face for multiplexed or non-multiplexed operation.
Hardware mode - This pin is used to enable channel 0 as
a G.703 BITS Clock recovery channel (Refer to BUILDING
INTEGRATED TIMING SYSTEMS (BITS) CLOCK MODE
(See Section 8 on page 23). Channel 1 through 7 are not
affected by this pin during hardware mode. During host
mode the G.703 BITS Clock recovery function is enabled by
the Bits Clock Enable Register (1Eh) (See Section 14.31
on page 40).
NOTE: The MUX pin only controls the BITS Clock function in
Hardware Mode
INT
82
K13
O
Interrupt Output
This active low output signals the host processor when one
of the CS61880’s internal status register bits has changed
state. When the status register is read, the interrupt is
cleared. The various status changes that would force INT
active are maskable via internal interrupt enable registers.
NOTE: This pin is an open drain output and requires a 10 k
pull-up resistor.
RDY/ACK/SDO
83
K14
O
Ready/Data Transfer Acknowledge/Serial Data Output
Intel Parallel Host Mode - During a read or write register
access, RDY is asserted “Low” to acknowledge that the de-
vice has been accessed. An asserted “High” acknowledges
that data has been written or read. Upon completion of the
bus cycle, this pin High-Z.
Motorola Parallel Host Mode - During a data bus read
operation this pin, “ACK”, is asserted “High” to indicate that
data on the bus is valid. An asserted “Low” on this pin dur-
ing a write operation acknowledges that a data transfer to
the addressed register has been accepted. Upon comple-
tion of the bus cycle, this pin High-Z.
NOTE: Wait state generation via RDY/ACK is disabled in
RZ mode (No Clock Recovery).
Serial Host Mode - When the microprocessor interface is
configured for serial bus operation, “SDO” is used as a seri-
al data output. This pin is forced into a high impedance
state during a serial write access. The CLKE pin controls
whether SDO is valid on the rising or falling edge of SCLK.
Upon completion of the bus cycle, this pin High-Z.
Hardware Mode - This pin is not used and should be left
open.
SYMBOL
LQFP
FBGA
TYPE
DESCRIPTION
Table 2. Mux/Bits Clock Selection
Pin State
Parallel Host Mode
Hardware Mode
HIGH
multiplexed
BITS Clock ON
LOW
non multiplexed
BITS Clock OFF




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
CS61884Octal T1/E1/J1 Line Interface Unit 1 2 3 4 5 MoreCirrus Logic
IDT82V2088OCTAL CHANNEL T1/E1/J1 LONG HAUL/ SHORT HAUL LINE INTERFACE UNIT 1 2 3 4 5 MoreIntegrated Device Technology
DS263033.3V E1/T1/J1 Short-Haul Octal Line Interface Unit 1 2 3 4 5 MoreMaxim Integrated Products
IDT82V2058OCTAL E1 SHORT HAUL LINE INTERFACE UNIT 1 2 3 4 5 MoreIntegrated Device Technology
IDT82V2048OCTAL T1/E1 SHORT HAUL LINE INTERFACE UNIT 1 2 3 4 5 MoreIntegrated Device Technology
IDT82V2081SINGLE CHANNEL T1/E1/J1 LONG HAUL/ SHORT HAUL LINE INTERFACE UNIT 1 2 3 4 5 MoreIntegrated Device Technology
PM4325Octal Short Haul T1/E1/J1 Low Latency Transport Line Interface 1 2 PMC-Sierra, Inc
IDT82V2082DUAL CHANNEL T1/E1/J1 LONG HAUL/ SHORT HAUL LINE INTERFACE UNIT 1 2 3 4 5 MoreIntegrated Device Technology
XRT73L06SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT 1 2 3 4 5 MoreExar Corporation
XRT75VL00E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR 1 2 3 4 5 MoreExar Corporation

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl