Low Power CMOS SRAM
32K X8 Bits
UC62LV0256
-35/-55/-70
WRITE CYCLE2
(1,6)
t
WC
ADDRESS
t
DH
t
WHZ
WE
D
OUT
CE
t
CW
(11)
t
WP
(2)
t
AW
t
AS
D
IN
t
DW
t
OH
(8)
(7)
NOTES:
1.
WE\ must be high during address transitions.
2.
The internal write time of the memory is defined by the overlap of CE\ and WE\ low. All signals
must be active to initiate a write and any one can terminate a write by going inactive. The data
input setup and hold timing should be referenced to the second transition edge of the signal that
terminates the write.
3.
TWR is measured from the earlier of CE\ or WE\ going high at the end of write cycle.
4.
During this period, DQ pins are in the output state so that the input signals of opposite phase to
the outputs must not be applied.
5.
If the CE\ low transition occurs simultaneously with the WE\ low transitions or after the WE\
transition, output remain in a high impedance state.
6.
OE\ is continuously low (OE\ = VIL).
7.
DOUT is the same phase of write data of this write cycle.
8.
DOUT is the read data of next address.
9.
If CE\ is low during this period, DQ pins are in the output state. Then the data input signals of
opposite phase to the outputs must not be applied to them.
10. Transition is measured 500mV from steady state with CL = 5pF as shown in Figure 1B. The
parameter is guaranteed but not 100% tested.
11. TCW is measured from the later of CE going low to the end of write.
U-Chip Technology Corp. LTD.
Revision 2.0
Reserves the right to modify document contents without notice.
PAGE
7
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
