Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

A67L93181E Datasheet(PDF) 2 Page - AMIC Technology

Part # A67L93181E
Description  512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMICC [AMIC Technology]
Direct Link  http://www.amictechnology.com
Logo AMICC - AMIC Technology

A67L93181E Datasheet(HTML) 2 Page - AMIC Technology

  A67L93181E Datasheet HTML 1Page - AMIC Technology A67L93181E Datasheet HTML 2Page - AMIC Technology A67L93181E Datasheet HTML 3Page - AMIC Technology A67L93181E Datasheet HTML 4Page - AMIC Technology A67L93181E Datasheet HTML 5Page - AMIC Technology A67L93181E Datasheet HTML 6Page - AMIC Technology A67L93181E Datasheet HTML 7Page - AMIC Technology A67L93181E Datasheet HTML 8Page - AMIC Technology A67L93181E Datasheet HTML 9Page - AMIC Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 18 page
background image
A67L93181/A67L83361
Preliminary
512K X 18, 256K X 36 LVTTL, Flow-through ZeBL
TM SRAM
PRELIMINARY
(July, 2005, Version 0.0)
2
AMIC Technology, Corp.
Features
Fast access time: 6.5/7.5/8.5 ns
(153, 133, 117 MHz)
Zero Bus Latency between READ and WRITE cycles
allows 100% bus utilization
Signal +3.3V
± 5% power supply
Individual Byte Write control capability
Clock enable ( CEN) pin to enable clock and suspend
operations
Clock-controlled and registered address, data and
control signals
Registered output for pipelined applications
Three separate chip enables allow wide range of options
for CE control, address pipelining
Internally self-timed write cycle
Selectable BURST mode (Linear or Interleaved)
SLEEP mode (ZZ pin) provided
Available in 100 pin LQFP package
General Description
The AMIC Zero Bus Latency (ZeBL
TM) SRAM family
employs high-speed, low-power CMOS designs using an
advanced CMOS process.
The A67L93181, A67L83361 SRAMs integrate a 512K X
18, 256K X 36 SRAM core with advanced synchronous
peripheral circuitry and a 2-bit burst counter. These SRAMs
are optimized for 100 percent bus utilization without the
insertion of any wait cycles during Write-Read alternation.
The positive edge triggered single clock input (CLK)
controls
all
synchronous
inputs
passing
through
the
registers. The synchronous inputs include all address, all
data inputs, active low chip enable ( CE), two additional chip
enables for easy depth expansion (CE2, CE2 ), cycle start
input (ADV/ LD ), synchronous clock enable ( CEN ), byte
write enables ( BW1 , BW2 , BW3 , BW4 ) and read/write
(R/
W ).
Asynchronous inputs include the output enable ( OE ), clock
(CLK), SLEEP mode (ZZ, tied LOW if unused) and burst
mode (MODE). Burst Mode can provide either interleaved
or linear operation, burst operation can be initiated by
synchronous address Advance/Load (ADV/LD ) pin in Low
state.
Subsequent
burst
address
can
be
internally
generated by the chip and controlled by the same input pin
ADV/LD in High state.
Write cycles are internally self-time and synchronous with
the rising edge of the clock input and when R/ W is Low.
The feature simplified the write interface. Individual Byte
enables allow individual bytes to be written. BW1 controls
I/Oa pins; BW2 controls I/Ob pins; BW3 controls I/Oc pins;
and BW4 controls I/Od pins. Cycle types can only be
defined when an address is loaded.
The SRAM operates from a +3.3V power supply, and all
inputs and outputs are LVTTL-compatible. The device is
ideally suited for high bandwidth utilization systems.


Similar Part No. - A67L93181E

ManufacturerPart #DatasheetDescription
logo
AMIC Technology
A67L93181 AMICC-A67L93181_15 Datasheet
200Kb / 18P
   512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
More results

Similar Description - A67L93181E

ManufacturerPart #DatasheetDescription
logo
AMIC Technology
A67P93181 AMICC-A67P93181_15 Datasheet
251Kb / 18P
   512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67P83361 AMICC-A67P83361 Datasheet
251Kb / 18P
   512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L83361 AMICC-A67L83361 Datasheet
200Kb / 18P
   512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93181 AMICC-A67L93181_15 Datasheet
200Kb / 18P
   512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67P93181 AMICC-A67P93181 Datasheet
246Kb / 18P
   512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L06181 AMICC-A67L06181 Datasheet
244Kb / 18P
   1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67P93361 AMICC-A67P93361 Datasheet
243Kb / 18P
   1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93361 AMICC-A67L93361 Datasheet
199Kb / 18P
   1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L06181 AMICC-A67L06181_15 Datasheet
199Kb / 18P
   1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67P83181 AMICC-A67P83181 Datasheet
246Kb / 18P
   256K X 18, 128K X 36 LVTTL, Flow-through ZeBL SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com