Electronic Components Datasheet Search |
|
X98021L128-3.3 Datasheet(PDF) 6 Page - Intersil Corporation |
|
X98021L128-3.3 Datasheet(HTML) 6 Page - Intersil Corporation |
6 / 29 page 6 FN8219.0 June 2, 2005 DATACLK tSETUP tHOLD DATACLK Pixel Data FIGURE 2. DATA OUTPUT SETUP AND HOLD TIMING Programmable Width and Polarity Analog Video In P 1 P 2 P 3 P 4 P 5 P 6 P 7 P 8 P 0 P 9 D 0 R P/GP/BP[7:0] HS OUT 8.5 DATACLK Pipeline Latency R S/GS/BS[7:0] P 10 P 11 P 12 D 1 D 2 D 3 HSYNC IN The HSYNC edge (programmable leading or trailing) that the DPLL is locked to. The sampling phase setting determines its relative position to the rest of the AFE’s output signals DATACLK t HSYNCin-to-HSout = 7.5ns + (PHASE/64 +8.5)*tPIXEL FIGURE 3. 24 BIT OUTPUT MODE Programmable Width and Polarity Analog Video In P 1 P 2 P 3 P 4 P 5 P 6 P 7 P 8 P 0 P 9 HS OUT 8.5 DATACLK Pipeline Latency P 10 P 11 P 12 HSYNC IN The HSYNC edge (programmable leading or trailing) that the DPLL is locked to. The sampling phase setting determines its relative position to the rest of the AFE’s output signals DATACLK G 0 (Yo) G 1 (Y1)G2 (Y2) B 0 (Uo)R1 (V1)B2 (U2) G P[7:0] R P[7:0] B P[7:0] t HSYNCin-to-HSout = 7.5ns + (PHASE/64 +8.5)*tPIXEL FIGURE 4. 24 BIT 4:2:2 OUTPUT MODE (FOR YUV SIGNALS) X98021 |
Similar Part No. - X98021L128-3.3 |
|
Similar Description - X98021L128-3.3 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |