Electronic Components Datasheet Search |
|
IDT72V2111L15PF Datasheet(PDF) 1 Page - Integrated Device Technology |
|
IDT72V2111L15PF Datasheet(HTML) 1 Page - Integrated Device Technology |
1 / 27 page MARCH 2001 3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO™ 262,144 x 9 524,288 x 9 IDT72V2101 IDT72V2111 DSC-4669/2 2001 Integrated Device Technology, Inc. The SuperSync FIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc. COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES .EATURES: ••••• Choose among the following memory organizations: IDT72V2101 262,144 x 9 IDT72V2111 524,288 x 9 • Pin-compatible with the IDT72V261/72V271 and the IDT72V281/ 72V291 SuperSync FIFOs • 10ns read/write cycle time (6.5ns access time) • Fixed, low first word data latency time • 5V input tolerant • Auto power down minimizes standby power consumption • Master Reset clears entire FIFO • Partial Reset clears data, but retains programmable settings • Retransmit operation with fixed, low first word data latency time • Empty, Full and Half-Full flags signal FIFO status • Programmable Almost-Empty and Almost-Full flags, each flag can default to one of two preselected offsets • Program partial flags by either serial or parallel means • Select IDT Standard timing (using EFand FFflags) or First Word Fall Through timing (using OR and IR flags) • Output enable puts data outputs into high impedance state • Easily expandable in depth and width • Independent Read and Write clocks (permit reading and writing simultaneously) • Available in the 64-pin Thin Quad Flat Pack (TQFP) • High-performance submicron CMOS technology DESCRIPTION: The IDT72V2101/72V2111 are exceptionally deep, high speed, CMOS First-In-First-Out(FIFO)memorieswithclockedreadandwritecontrols. These FIFOs offer numerous improvements over previous SuperSync FIFOs, including the following: • Thelimitationofthefrequencyofoneclockinputwithrespecttotheotherhas been removed. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. • The period required by the retransmit operation is now fixed and short. • The first word data latency period, from the time the first word is written to an empty FIFO to the time it can be read, is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previousSuperSyncdeviceshasbeeneliminatedonthisSuperSyncfamily.) SuperSync FIFOs are particularly appropriate for network, video, telecommu- nications,datacommunicationsandotherapplicationsthatneedtobufferlarge amountsofdata. .UNCTIONAL BLOCK DIAGRAM INPUT REGISTER OUTPUT REGISTER RAM ARRAY 262,144 x 9 524,288 x 9 FLAG LOGIC FF/IR PAF EF/OR PAE HF READ POINTER READ CONTROL LOGIC WRITE CONTROL LOGIC WRITE POINTER RESET LOGIC WEN WCLK D0 -D8 LD MRS REN RCLK OE Q0 -Q8 OFFSET REGISTER PRS FWFT/SI SEN RT 4669 drw 01 |
Similar Part No. - IDT72V2111L15PF |
|
Similar Description - IDT72V2111L15PF |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |