Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT72V3643 Datasheet(PDF) 11 Page - Integrated Device Technology

Part # IDT72V3643
Description  3.3 VOLT CMOS SyncFIFO WITH BUS-MATCHING 256 x 36, 512 x 36, 1,024 x 36
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72V3643 Datasheet(HTML) 11 Page - Integrated Device Technology

Back Button IDT72V3643 Datasheet HTML 7Page - Integrated Device Technology IDT72V3643 Datasheet HTML 8Page - Integrated Device Technology IDT72V3643 Datasheet HTML 9Page - Integrated Device Technology IDT72V3643 Datasheet HTML 10Page - Integrated Device Technology IDT72V3643 Datasheet HTML 11Page - Integrated Device Technology IDT72V3643 Datasheet HTML 12Page - Integrated Device Technology IDT72V3643 Datasheet HTML 13Page - Integrated Device Technology IDT72V3643 Datasheet HTML 14Page - Integrated Device Technology IDT72V3643 Datasheet HTML 15Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
11
COMMERCIAL TEMPERATURERANGE
IDT72V3623/72V3633/72V3643 CMOS 3.3V SyncBiFIFOTM WITH BUS-MATCHING
256 x 36, 512 x 36, 1,024 x 36
TABLE 1 — .LAG PROGRAMMING
SPM
FS1/
SEN
FS0/SD
RS1
X AND Y REGlSTERS(1)
HH
H
64
HH
L
16
HL
H
8
HL
L
Parallel programming via Port A
LH
L
Serial Programming via SD
LH
H
reserved
LL
H
reserved
LL
L
reserved
NOTE:
1. X register holds the offset for
AE; Y register holds the offset for AF.
thethirdwritecycletheFIFOisreadytobeloadedwithadataword. SeeFigure
5, Parallel Programming of the Almost-Full Flag and Almost-Empty Flag
Offset Values after Reset (IDT Standard and FWFT modes), for a detailed
timingdiagram.ThePortAdatainputsusedbytheoffsetregistersare(A7-A0),
(A8-A0), or (A9-A0) for the IDT72V3623, IDT72V3633 or IDT72V3643,
respectively. The highest numbered input is used as the most significant bit of
the binary number in each case. Valid programming values for the registers
range from 1 to 252 for the IDT72V3623; 1 to 508 for the IDT72V3633; and
1 to 1,020 for the IDT72V3643. After all the offset registers are programmed
from Port A, the FIFO begins normal operation.
— SERIAL LOAD
ToprogramtheXandYregistersserially,initiateaResetwith
SPMLOW,
FS0/SDLOWandFS1/
SENHIGHduringtheLOW-to-HIGHtransitionofRS1.
After this reset is complete, the X and Y register values are loaded bit-wise
through the FS0/SD input on each LOW-to-HIGH transition of CLKA that the
FS1/
SENinputisLOW.Thereare16-,18-or20-bitwritesneededtocomplete
the programming for the IDT72V3623, IDT72V3633 or the IDT72V3643,
respectively. ThetworegistersarewrittenintheorderY,X. Eachregistervalue
can be programmed from 1 to 252 (IDT72V3623), 1 to 508 (IDT72V3633) or
1 to 1,020 (IDT72V3643).
Whentheoptiontoprogramtheoffsetregistersseriallyischosen,theFull/
Input Ready (
FF/IR)flagremainsLOWuntilallregisterbitsarewritten. FF/IR
is set HIGH by the LOW-to-HIGH transition of CLKA after the last bit is loaded
to allow normal FIFO operation.
See Figure 6, Serial Programming of the Almost-Full Flag and Almost-
Empty Flag Offset Values after Reset (IDT Standard and FWFT Modes).
FIFO WRITE/READ OPERATION
The state of the Port A data (A0-A35) lines is controlled by Port A Chip
Select (
CSA) and Port A Write/Read select (W/RA). The A0-A35 lines are in
the High-impedance state when either
CSA or W/RA is HIGH. The A0-A35
lines are active outputs when both
CSA and W/RA are LOW.
Data is loaded into the FIFO from the A0-A35 inputs on a LOW-to-HIGH
transition of CLKA when
CSA is LOW, W/RA is HIGH, ENA is HIGH, MBA is
LOW,and
FF/IRisHIGH(seeTable2). FIFOwritesonPortAareindependent
of any concurrent reads on Port B.
ThePortBcontrolsignalsareidenticaltothoseofPortAwiththeexception
thatthePortBWrite/Readselect(
W/RB)istheinverseofthePortAWrite/Read
select (W/
RA). ThestateofthePortBdata(B0-B35)linesiscontrolledbythe
Port B Chip Select (
CSB)andPortBWrite/Readselect(W/RB). TheB0-B35
linesareinthehigh-impedancestatewheneither
CSBisHIGHorW/RBisLOW.
The B0-B35 lines are active outputs when
CSB is LOW and W/RB is HIGH.
Data is read from the FIFO to the B0-B35 outputs by a LOW-to-HIGH
transition of CLKB when
CSB is LOW, W/RB is HIGH, ENB is HIGH, MBB is
LOW,and
EF/ORisHIGH(seeTable3). FIFOreadsonPortBareindependent
of any concurrent writes on Port A.
The setup and hold time constraints to the port clocks for the port Chip
SelectsandWrite/Readselectsareonlyforenablingwriteandreadoperations
andarenotrelatedtohigh-impedancecontrolofthedataoutputs. Ifaportenable
is LOW during a clock cycle, the port’s Chip Select and Write/Read select may
change states during the setup and hold time window of the cycle.
When operating the FIFO in FWFT mode and the Output Ready flag is
LOW,thenextwordwrittenisautomaticallysenttotheFIFO’soutputregisterby
the LOW-to-HIGH transition of the port clock that sets the Output Ready flag
HIGH. WhentheOutputReadyflagisHIGH,dataresidingintheFIFO’smemory
array is clocked to the output register only when a read is selected using the
port’s Chip Select, Write/Read select, Enable, and Mailbox select.
When operating the FIFO in IDT Standard mode, regardless of whether
the Empty Flag is LOW or HIGH, data residing in the FIFO’s memory array is
clocked to the output register only when a read is selected using the port’s Chip
Select, Write/Read select, Enable, and Mailbox select. Port A Write timing
diagram can be found in Figure 7. Relevant Port B Read timing diagrams
together with Bus-Matching and Endian select can be found in Figure 8, 9 and
10.
SYNCHRONIZED FIFO FLAGS
Each FIFO is synchronized to its port clock through at least two flip-flop
stages. Thisisdonetoimproveflag-signalreliabilitybyreducingtheprobability
of metastable events when CLKA and CLKB operate asynchronously to one
another.
FF/IR, and AF are synchronized to CLKA. EF/OR and AE are
synchronized to CLKB. Table 4 shows the relationship of each port flag to the
number of words stored in memory.
EMPTY/OUTPUT READY FLAGS (
EF/OR)
Thesearedualpurposeflags. IntheFWFTmode,theOutputReady(OR)
functionisselected. WhentheOutput-ReadyflagisHIGH,newdataispresent
in the FIFO output register. When the Output Ready flag is LOW, the previous
data word is present in the FIFO output register and attempted FIFO reads are
ignored.
IntheIDTStandardmode,theEmptyFlag(
EF)functionisselected. When
the Empty Flag is HIGH, data is available in the FIFO’s memory for reading to


Similar Part No. - IDT72V3643

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V3643 IDT-IDT72V3643 Datasheet
213Kb / 28P
   3.3 VOLT CMOS SyncFIFO WITH
logo
Renesas Technology Corp
IDT72V3643 RENESAS-IDT72V3643 Datasheet
365Kb / 29P
   3.3 VOLT CMOS SyncFIFOTM WITH BUS-MATCHING 256 x 36 1,024 x 36
MARCH 2018
More results

Similar Description - IDT72V3643

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
IDT723623 RENESAS-IDT723623 Datasheet
377Kb / 29P
   CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36
MARCH 2018
logo
Integrated Device Techn...
IDT72V3626 IDT-IDT72V3626 Datasheet
329Kb / 36P
   3.3 VOLT CMOS TRIPLE BUS SyncFIFO WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
logo
Renesas Technology Corp
IDT72V3623 RENESAS-IDT72V3623 Datasheet
365Kb / 29P
   3.3 VOLT CMOS SyncFIFOTM WITH BUS-MATCHING 256 x 36 1,024 x 36
MARCH 2018
logo
Jinan Gude Electronic D...
IDT723623 JGD-IDT723623 Datasheet
286Kb / 28P
   CMOS BUS-MATCHING SyncFIFOTM 256 x 36, 512 x 36, 1,024 x 36
logo
Integrated Device Techn...
IDT72V3624 IDT-IDT72V3624 Datasheet
362Kb / 34P
   3.3 VOLT CMOS SyncBiFIFO WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
logo
Renesas Technology Corp
IDT72V3624 RENESAS-IDT72V3624 Datasheet
446Kb / 35P
   3.3 VOLT CMOS SyncBiFIFOTM WITH BUS-MATCHING 256 x 36 x 2 1,024 x 36 x 2
MARCH 2018
IDT72V3626 RENESAS-IDT72V3626 Datasheet
742Kb / 37P
   3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
FEBRUARY 2009
72V3631 RENESAS-72V3631 Datasheet
450Kb / 21P
   3.3 VOLT CMOS SyncFIFOTM 512 x 36 1,024 x 36
Oct.29.21
IDT723631 RENESAS-IDT723631 Datasheet
528Kb / 21P
   CMOS SyncFIFO™512 x 36 1,024 x 36 2,048 x 36
MARCH 2014
logo
Integrated Device Techn...
IDT72V3622 IDT-IDT72V3622 Datasheet
217Kb / 29P
   3.3 VOLT CMOS SyncBiFIFO 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com