Electronic Components Datasheet Search
Selected language     English  ▼


CS61310-IL Datasheet(PDF) 11 Page - Cirrus Logic

Part No. CS61310-IL
Description  T1 INE INTERFACE UNIT
Download  30 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  CIRRUS [Cirrus Logic]
Homepage  http://www.cirrus.com
Logo 

 11 page
background image
CS61310
DS440F1 FEB ‘03
11
2.5
Jitter Attenuator
Jitter attenuation can be implemented in either the
transmit (JASEL low) or receive (JASEL high)
paths, or it canbeeliminatedfrom the circuit by
setting the XTALIN pin high. The jitter attenuator
on the CS61310 does not require a crystal. It is ac-
tivated when XTALIN is either connected to ground
or left open; connecting to ground is the preferred
method.
The jitter attenuator corner frequency is set at
4 Hz, with attenuation increasing at a 20 dB per
decade rate above 4 Hz. A typical jitter attenuation
graph is shown in Figure 8.
2.6
Receiver Line Attenuation Indication
The LATN pin outputs a coded signal that repre-
sents the signal level at the input of the receiver. As
shown in Figure 9, the LATN output is measured
against RCLK to provide the signal level in 7.5 dB
increments. In host mode, the receive input signal
level can be read from the Equalizer Gain register,
address 0x12, to greater resolution, dividing the in-
put range into 20 steps of 2 dB increments.
2.7
Receiver Loss of Signal
The receiver will indicate loss of signal by setting
theLOS pinhigh inhardware mode(CR1.0 = 1 in
host mode). LOS is active on power up, reset,
when receiver gain is maximized, upon receiving
175+/-15 consecutive zeros, or when the received
signal power falls below below the signal level,
“Loss of Signal Threshold” listed under Analog
Specifications. Received zeros are counted based
on recovered clock cycles. While in the LOS state,
received data on RPOS/RNEG (RDATA in unipolar
mode) equals 0 (squelched). The device complies
with ANSI T1.231-1993 criteria to exit the LOS
condition: 12.5% ones density for 175+/-75 bit pe-
riods withnomorethan100 consecutivezeros.
While LOS is active, RCLK depends on MCLK and
the jitter attenuator. If the jitter attenuator is in the
transmit path or not used, RCLK is referenced to
MCLK, if provided, or the crystal oscillator other-
wise. If the jitter attenuator is in the receive path,
the jitter attenuator will hold the average incoming
data frequency prior to LOS. The recovered clock
remains at a 50% duty cycle. The RPOS (RDATA)
and RNEG pins are forced low during LOS.
Timing is recovered by a phase selector which se-
lects one of the phases from the internal synchro-
nization clock (one of three clocks, 120 degrees
apart in phase, at 16X of the data rate). Since the
selection is made between a limited set of phases,
the Digital Timing Recovery process has a small
phase error built into the sampling process. By
choosing from 48 possible sampling phases, the
CS61310 reduces the sampling error to a mini-
mum.
Frequenc y in Hz
10
20
30
40
50
60
1
1 0
1 00
1 k
10 k
Ma x im u m
Attenuatio n
Lim it
62411 R equire m ents
M inim u m A ttenuation Lim it
M e as ured P e rform ance
0
Figure 8. Typical Jitter Transfer Function
RC L K
L A T N
12
34
5
LA T N = 1 R C LK , 7.5 dB of A ttenuation
LA T N = 2 R C LK , 15 dB of A tte nuatio n
LA T N = 3 R C LK , 22.5 dB of A ttenuation
LA T N = 4 R C LK , 0 dB of A ttenuatio n
Figure 9. LATN Pulse Width encoding




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
CS61884Octal T1/E1/J1 Line Interface Unit 1 2 3 4 5 MoreCirrus Logic
IDT82V2081SINGLE CHANNEL T1/E1/J1 LONG HAUL/ SHORT HAUL LINE INTERFACE UNIT 1 2 3 4 5 MoreIntegrated Device Technology
IDT82V2082DUAL CHANNEL T1/E1/J1 LONG HAUL/ SHORT HAUL LINE INTERFACE UNIT 1 2 3 4 5 MoreIntegrated Device Technology
XRT73L06SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT 1 2 3 4 5 MoreExar Corporation
XRT75VL00E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR 1 2 3 4 5 MoreExar Corporation
IDT82V2088OCTAL CHANNEL T1/E1/J1 LONG HAUL/ SHORT HAUL LINE INTERFACE UNIT 1 2 3 4 5 MoreIntegrated Device Technology
XRT75L00E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR 1 2 3 4 5 MoreExar Corporation
XRT75L00DE3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER 1 2 3 4 5 MoreExar Corporation
DS263033.3V E1/T1/J1 Short-Haul Octal Line Interface Unit 1 2 3 4 5 MoreMaxim Integrated Products
XRT73LC00AE3/DS3/STS-1 LINE INTERFACE UNIT 1 2 3 4 5 MoreExar Corporation

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl