Electronic Components Datasheet Search
Selected language     English  ▼


CS61583 Datasheet(PDF) 6 Page - Cirrus Logic

Part No. CS61583
Description  DUAL T1/E1 LINE INTERFACE
Download  44 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  CIRRUS [Cirrus Logic]
Homepage  http://www.cirrus.com
Logo 

 6 page
background image
SWITCHING CHARACTERISTICS - T1 CLOCK/DATA (TA = -40 to 85 °C; power supply
pins within
±5% of nominal; Inputs: Logic 0 = 0V, Logic 1 = DV+) (See Figures 1, 2, and 3)
Parameter
Symbol
Min
Typ
Max
Units
TCLK Frequency
(Note 25)
ftclk
-
1.544
-
MHz
TCLK Duty Cycle
tpwh2/tpw2
30
50
70
%
RCLK Duty Cycle
(Note 26) tpwh1/tpw1
45
50
55
%
Rise Time (All Digital Outputs)
(Note 27)
tr
-
-
65
ns
Fall Time (All Digital Outputs)
(Note 27)
tf
-
-
65
ns
RPOS/RNEG (RDATA) to RCLK Rising Setup Time
tsu1
-
274
-
ns
RCLK Rising to RPOS/RNEG (RDATA) Hold Time
th1
-
274
-
ns
TPOS/TNEG (TDATA) to TCLK Falling Setup Time
tsu2
25
-
-
ns
TCLK Falling to TPOS/TNEG (TDATA) Hold Time
th2
25
-
-
ns
Notes: 25. The maximum burst rate of a gapped TCLK input clock is 8.192 MHz. For the gapped clock to be
tolerated by the CS61583, the jitter attenuator must be switched to the transmit path of the line
interface. The maximum gap size that can be tolerated on TCLK is 28 UIp-p.
26. RCLK duty cycle may be outside the specified limits when the jitter attenuator is in the receive path,
and when the jitter attenuator is employing the overflow/underflow protection mechanism.
27. At max load of 50 pF.
SWITCHING CHARACTERISTICS - E1 CLOCK/DATA (TA = -40 to 85 °C; power supply
pins within
±5% of nominal; Inputs: Logic 0 = 0V, Logic 1 = DV+) (See Figures 1, 2, and 3)
Parameter
Symbol
Min
Typ
Max
Units
TCLK Frequency
(Note 25)
ftclk
-
2.048
-
MHz
TCLK Duty Cycle
tpwh2/tpw2
30
50
70
%
RCLK Duty Cycle
(Note 26) tpwh1/tpw1
45
50
55
%
Rise Time (All Digital Outputs)
(Note 27)
tr
-
-
65
ns
Fall Time (All Digital Outputs)
(Note 27)
tf
-
-
65
ns
RPOS/RNEG (RDATA) to RCLK Rising Setup Time
tsu1
-
194
-
ns
RCLK Rising to RPOS/RNEG (RDATA) Hold Time
th1
-
194
-
ns
TPOS/TNEG (TDATA) to TCLK Falling Setup Time
tsu2
25
-
-
ns
TCLK Falling to TPOS/TNEG (TDATA) Hold Time
th2
25
-
-
ns
CS61583
6
DS172PP5




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
TS635DUAL WIDE BAND OPERATIONAL AMPLIFIER FOR ADSL LINE INTERFACE 1 2 3 4 5 MoreSTMicroelectronics
0553-0013-1JT1/CEPT Dual Line Interface Transformers 1 2 Bel Fuse Inc.
L9219ALow-Cost Line Interface with Reverse Battery and Dual Current Limit 1 2 3 4 5 MoreAgere Systems
TISPPBL3DUAL FORWARD-CONDUCTING P-GATE THYRISTORS FOR ERICSSON MICROELECTRONICS SUBSCRIBER LINE INTERFACE CIRCUITS SLIC 1 2 3 4 5 MoreBourns Electronic Solutions
APC78147Dual ADSL SMD Line Interface Hybrid 1 2 Bel Fuse Inc.
CS61582DUAL T1/E1 LINE INTERFACE 1 2 3 4 5 MoreCirrus Logic
IDT82V2082DUAL CHANNEL T1/E1/J1 LONG HAUL/ SHORT HAUL LINE INTERFACE UNIT 1 2 3 4 5 MoreIntegrated Device Technology
CS61584ADUAL T1/E1 LINE INTERFACE 1 2 3 4 5 MoreCirrus Logic
LXT331Dual T1/E1 Line Interface Unit 1 2 3 4 5 MoreLevel One
LXT332Dual T1/E1 Line Interface Unit with Crystal-less Attenuation 1 2 3 4 5 MoreLevel One

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl