Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

X4003S8-2.7 Datasheet(PDF) 6 Page - Intersil Corporation

Part # X4003S8-2.7
Description  CPU Supervisor
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X4003S8-2.7 Datasheet(HTML) 6 Page - Intersil Corporation

Back Button X4003S8-2.7 Datasheet HTML 2Page - Intersil Corporation X4003S8-2.7 Datasheet HTML 3Page - Intersil Corporation X4003S8-2.7 Datasheet HTML 4Page - Intersil Corporation X4003S8-2.7 Datasheet HTML 5Page - Intersil Corporation X4003S8-2.7 Datasheet HTML 6Page - Intersil Corporation X4003S8-2.7 Datasheet HTML 7Page - Intersil Corporation X4003S8-2.7 Datasheet HTML 8Page - Intersil Corporation X4003S8-2.7 Datasheet HTML 9Page - Intersil Corporation X4003S8-2.7 Datasheet HTML 10Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 17 page
background image
6
FN8113.0
March 15, 2005
RWEL: Register Write Enable Latch (Volatile)
The RWEL bit must be set to “1” prior to a write to the
control register.
WEL: Write Enable Latch (Volatile)
The WEL bit controls the access to the control register
during a write operation. This bit is a volatile latch that
powers up in the LOW (disabled) state. While the WEL
bit is LOW, writes the control register will be ignored
(no acknowledge will be issued after the data byte).
The WEL bit is set by writing a “1” to the WEL bit and
zeroes to the other bits of the control register. Once
set, WEL remains set until either it is reset to 0 (by
writing a “0” to the WEL bit and zeroes to the other bits
of the control register) or until the part powers up
again. Writes to the WEL bit do not cause a nonvolatile
write cycle, so the device is ready for the next opera-
tion immediately after the stop condition.
WD1, WD0: Watchdog Timer Bits
The bits WD1 and WD0 control the period of the
watchdog timer. The options are shown below.
Writing to the Control Register
Changing any of the nonvolatile bits of the control regis-
ter requires the following steps:
– Write a 02H to the control register to set the write
enable latch (WEL). This is a volatile operation, so
there is no delay after the write. (Operation pre-
ceeded by a start and ended with a stop.)
– Write a 06H to the control register to set both the
register write enable latch (RWEL) and the WEL bit.
This is also a volatile cycle. The zeros in the data
byte are required. (Operation preceeded by a start
and ended with a stop.)
– Write a value to the control register that has all the
control bits set to the desired state. This can be rep-
resented as 0xy0 0010 in binary, where xy are the
WD bits. (Operation preceeded by a start and ended
with a stop.) Since this is a nonvolatile write cycle it
will take up to 10ms to complete. The RWEL bit is
reset by this cycle and the sequence must be
repeated to change the nonvolatile bits again. If bit 2
is set to ‘1’ in this third step (0xy0 0110) then the
RWEL bit is set, but the WD1 and WD0 bits remain
unchanged. Writing a second byte to the control reg-
ister is not allowed. Doing so aborts the write opera-
tion and returns a NACK.
– A read operation occurring between any of the previ-
ous operations will not interrupt the register write
operation.
– The RWEL bit cannot be reset without writing to the
nonvolatile control bits in the control register, power
cycling the device or attempting a write to a write
protected block.
To illustrate, a sequence of writes to the device con-
sisting of [02H, 06H, 02H] will reset all of the nonvola-
tile bits in the control register to 0. A sequence of [02H,
06H, 06H] will leave the nonvolatile bits unchanged
and the RWEL bit remains set.
SERIAL INTERFACE
Serial Interface Conventions
The device supports a bidirectional bus oriented proto-
col. The protocol defines any device that sends data
onto the bus as a transmitter, and the receiving device
as the receiver. The device controlling the transfer is
called the master and the device being controlled is
called the slave. The master always initiates data
transfers, and provides the clock for both transmit and
receive operations. Therefore, the devices in this fam-
ily operate as slaves in all applications.
Serial Clock and Data
Data states on the SDA line can change only during
SCL LOW. SDA state changes during SCL HIGH are
reserved for indicating start and stop conditions. See
Figure 5.
WD1
WD0
Watchdog Time Out Period
0
0
1.4 seconds
0
1
600 milliseconds
1
0
200 milliseconds
1
1
Disabled (factory setting)
X4003, X4005


Similar Part No. - X4003S8-2.7

ManufacturerPart #DatasheetDescription
logo
Xicor Inc.
X4003S8-2.7 XICOR-X4003S8-2.7 Datasheet
378Kb / 18P
   CPU Supervisor
logo
Renesas Technology Corp
X4003S8-2.7 RENESAS-X4003S8-2.7 Datasheet
692Kb / 16P
   CPU Supervisor
logo
Intersil Corporation
X4003S8-2.7 INTERSIL-X4003S8-2.7 Datasheet
332Kb / 16P
   CPU Supervisor
June 30, 2008
logo
Xicor Inc.
X4003S8-2.7A XICOR-X4003S8-2.7A Datasheet
378Kb / 18P
   CPU Supervisor
logo
Intersil Corporation
X4003S8-2.7A INTERSIL-X4003S8-2.7A Datasheet
276Kb / 18P
   CPU Supervisor
More results

Similar Description - X4003S8-2.7

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X4003-05 INTERSIL-X4003-05 Datasheet
332Kb / 16P
   CPU Supervisor
June 30, 2008
X5001 INTERSIL-X5001_06 Datasheet
305Kb / 20P
   CPU Supervisor
X5001 INTERSIL-X5001 Datasheet
275Kb / 18P
   CPU Supervisor
logo
Xicor Inc.
X5001 XICOR-X5001 Datasheet
100Kb / 19P
   CPU Supervisor
X4003 XICOR-X4003 Datasheet
378Kb / 18P
   CPU Supervisor
logo
Intersil Corporation
X4005S8IZ-27 INTERSIL-X4005S8IZ-27 Datasheet
332Kb / 16P
   CPU Supervisor
June 30, 2008
logo
Renesas Technology Corp
X4003 RENESAS-X4003 Datasheet
692Kb / 16P
   CPU Supervisor
logo
Intersil Corporation
X4003 INTERSIL-X4003_06 Datasheet
276Kb / 18P
   CPU Supervisor
logo
Renesas Technology Corp
X5001 RENESAS-X5001 Datasheet
789Kb / 20P
   CPU Supervisor
logo
Texas Instruments
BQ4847 TI-BQ4847_07 Datasheet
247Kb / 6P
[Old version datasheet]   RTC Module With CPU Supervisor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com