Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

X5043S8I Datasheet(PDF) 5 Page - Intersil Corporation

Part # X5043S8I
Description  CPU Supervisor with 4K SPI EEPROM
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X5043S8I Datasheet(HTML) 5 Page - Intersil Corporation

  X5043S8I Datasheet HTML 1Page - Intersil Corporation X5043S8I Datasheet HTML 2Page - Intersil Corporation X5043S8I Datasheet HTML 3Page - Intersil Corporation X5043S8I Datasheet HTML 4Page - Intersil Corporation X5043S8I Datasheet HTML 5Page - Intersil Corporation X5043S8I Datasheet HTML 6Page - Intersil Corporation X5043S8I Datasheet HTML 7Page - Intersil Corporation X5043S8I Datasheet HTML 8Page - Intersil Corporation X5043S8I Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 21 page
background image
5
FN8126.1
September 16, 2005
Pin Configuration
Pin Descriptions
Serial Output (SO)
SO is a push/pull serial data output pin. During a read cycle,
data is shifted out on this pin. Data is clocked out by the
falling edge of the serial clock.
Serial Input (SI)
SI is the serial data input pin. All opcodes, byte addresses,
and data to be written to the memory are input on this pin.
Data is latched by the rising edge of the serial clock.
Serial Clock (SCK)
The Serial Clock controls the serial bus timing for data input
and output. Opcodes, addresses, or data present on the SI
pin is latched on the rising edge of the clock input, while data
on the SO pin changes after the falling edge of the clock
input.
Chip Select (CS/WDI)
When CS is high, the X5043, X5045 are deselected and the
SO output pin is at high impedance and, unless an internal
write operation is underway, the X5043, X5045 will be in the
standby power mode. CS low enables the X5043, X5045,
placing it in the active power mode. It should be noted that
after power-up, a high to low transition on CS is required prior
to the start of any operation.
Write Protect (WP)
When WP is low, nonvolatile writes to the X5043, X5045 are
disabled, but the part otherwise functions normally. When
WP is held high, all functions, including non volatile writes
operate normally. WP going low while CS is still low will
interrupt a write to the X5043, X5045. If the internal write
cycle has already been initiated, WP going low will have no
affect on a write.
Reset (RESET, RESET)
X5043, X5045, RESET/RESET is an active low/HIGH, open
drain output which goes active whenever VCC falls below the
minimum VCC sense level. It will remain active until VCC
rises above the minimum VCC sense level for 200ms.
RESET/RESET also goes active if the Watchdog timer is
enabled and CS remains either high or low longer than the
Watchdog time out period. A falling edge of CS will reset the
watchdog timer.
Principles of Operation
Power-on Reset
Application of power to the X5043, X5045 activate a Power-
on Reset Circuit. This circuit pulls the RESET/RESET pin
active. RESET/RESET prevents the system microprocessor
from starting to operate with insufficient voltage or prior to
stabilization of the oscillator. When VCC exceeds the device
VTRIP value for 200ms (nominal) the circuit releases
RESET/RESET, allowing the processor to begin executing
code.
Low Voltage Monitoring
During operation, the X5043, X5045 monitor the VCC level
and asserts RESET/RESET if supply voltage falls below a
preset minimum VTRIP. The RESET/RESET signal prevents
the microprocessor from operating in a power fail or
brownout condition. The RESET/RESET signal remains
active until the voltage drops below 1V. It also remains active
until VCC returns and exceeds VTRIP for 200ms.
Watchdog Timer
The Watchdog Timer circuit monitors the microprocessor
activity by monitoring the WDI input. The microprocessor
must toggle the CS/WDI pin periodically to prevent an active
RESET/RESET signal. The CS/WDI pin must be toggled
from HIGH to LOW prior to the expiration of the watchdog
time out period. The state of two nonvolatile control bits in
the Status Register determines the watchdog timer period.
The microprocessor can change these watchdog bits. With
8 Ld SOIC/PDIP/MSOP
CS/WDI
WP
SO
1
2
3
4
RESET/RESET
8
7
6
5
VCC
X5043, X5045
VSS
SCK
SI
14 Ld TSSOP
CS
NC
SO
1
2
3
4
RESET/RESET
14
13
12
11
VCC
X5043, X5045
NC
NC
NC
WP
NC
5
6
7
VSS
NC
10
9
8
SCK
SI
Pin Names
SYMBOL
DESCRIPTION
CS/WDI
Chip Select Input
SO
Serial Output
SI
Serial Input
SCK
Serial Clock Input
WP
Write Protect Input
VSS
Ground
VCC
Supply Voltage
RESET/RESET
Reset Output
X5043, X5045


Similar Part No. - X5043S8I

ManufacturerPart #DatasheetDescription
logo
Xicor Inc.
X5043S8I XICOR-X5043S8I Datasheet
108Kb / 20P
   CPU Supervisor with 4K SPI EEPROM
logo
Intersil Corporation
X5043S8I INTERSIL-X5043S8I Datasheet
402Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
X5043S8I INTERSIL-X5043S8I Datasheet
409Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
logo
Xicor Inc.
X5043S8I-2.7 XICOR-X5043S8I-2.7 Datasheet
108Kb / 20P
   CPU Supervisor with 4K SPI EEPROM
logo
Intersil Corporation
X5043S8I-2.7 INTERSIL-X5043S8I-2.7 Datasheet
402Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
More results

Similar Description - X5043S8I

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X5045S8IZ-4.5A INTERSIL-X5045S8IZ-4.5A Datasheet
409Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
X5043 INTERSIL-X5043_06 Datasheet
402Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
X5043S8IZT1 INTERSIL-X5043S8IZT1 Datasheet
409Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
logo
Xicor Inc.
X5043 XICOR-X5043 Datasheet
108Kb / 20P
   CPU Supervisor with 4K SPI EEPROM
logo
Intersil Corporation
X5043S8ZT1 INTERSIL-X5043S8ZT1 Datasheet
409Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
X5045S8ZT1 INTERSIL-X5045S8ZT1 Datasheet
409Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
X5043S8IZ INTERSIL-X5043S8IZ Datasheet
399Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
September 23, 2015
logo
Renesas Technology Corp
X5043 RENESAS-X5043 Datasheet
844Kb / 21P
   4K, 512 x 8 Bit CPU Supervisor with 4K SPI EEPROM
logo
Intersil Corporation
X5083 INTERSIL-X5083 Datasheet
348Kb / 20P
   CPU Supervisor with 9Kbit SPI EEPROM
X5323S8IZT1 INTERSIL-X5323S8IZT1 Datasheet
347Kb / 20P
   CPU Supervisor with 32kBit SPI EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com