Electronic Components Datasheet Search |
|
X9252WS24IZ-2.7 Datasheet(PDF) 6 Page - Intersil Corporation |
|
X9252WS24IZ-2.7 Datasheet(HTML) 6 Page - Intersil Corporation |
6 / 19 page 6 FN8167.1 September 14, 2005 SDA vs SCL Timing WP, A0, A1, and A2 Pin Timing tBUF (Note 5) Bus Free Time (Prior to Any Transmission) 1200 ns tSU:WPA (Note 5) A0, A1, A2 and WP Setup Time 600 ns tHD:WPA (Note 5) A0, A1, A2 and WP Hold Time 600 ns 2-Wire Interface timing (s) (Continued) SYMBOL PARAMETER MIN MAX UNITS tSU:STO tDH tHIGH tSU:STA tHD:STA tHD:DAT tSU:DAT SCL SDA (Input Timing) SDA (Output Timing) tF tLOW tBUF tAA tR tHD:WP SCL SDA IN WP, A0, A1, or A2 tSU:WP Clk 1 START STOP Increment/Decrement Timing SYMBOL PARAMETER MIN TYP (Note 4) MAX UNITS tCI CS to SCL Setup 600 ns tID (Note 5) SCL HIGH to U/D, DS0 or DS1 change 600 ns tDI (Note 5) U/D, DS0 or DS1 to SCL setup 600 ns tIL SCL LOW period 2.5 µs tIH SCL HIGH period 2.5 µs tIC SCL inactive to CS inactive (Nonvolatile Store Setup Time) 1 µs tCPHS CS deselect time (STORE) 10 ms tCPHNS (Note 5) CS deselect time (NO STORE) 1 µs tIW (Note 5) SCL to RW change 100 500 µs tCYC SCL cycle time 5 µs tR, tF (Note 5) SCL input rise and fall time 500 µs X9252 |
Similar Part No. - X9252WS24IZ-2.7 |
|
Similar Description - X9252WS24IZ-2.7 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |