Electronic Components Datasheet Search |
|
X9221AUPI Datasheet(PDF) 4 Page - Intersil Corporation |
|
X9221AUPI Datasheet(HTML) 4 Page - Intersil Corporation |
4 / 15 page 4 FN8163.1 September 14, 2005 Acknowledge Acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the successful receipt of data. The transmitting device, either the master or the slave, will release the SDA bus after transmitting eight bits. The master generates a ninth clock cycle and during this period the receiver pulls the SDA line LOW to acknowledge that it successfully received the eight bits of data. See Figure 7. The X9221A will respond with an acknowledge after recognition of a start condition and its slave address and once again after successful receipt of the com- mand byte. If the command is followed by a data byte the X9221A will respond with a final acknowledge. Array Description The X9221A is comprised of two resistor arrays. Each array contains 63 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (VH/RH and VL/RL inputs). At both ends of each array and between each resistor segment is a FET switch connected to the wiper (VW/RW) output. Within each individual array only one switch may be turned on at a time. These switches are controlled by the Wiper Counter Register (WCR). The six least significant bits of the WCR are decoded to select, and enable, one of sixty-four switches. The WCR may be written directly, or it can be changed by transferring the contents of one of four associated data registers into the WCR. These data registers and the WCR can be read and written by the host system. Device Addressing Following a start condition the master must output the address of the slave it is accessing. The most signifi- cant four bits of the slave address are the device type identifier (refer to Figure 1 below). For the X9221A this is fixed as 0101[B]. Figure 1. Slave Address The next four bits of the slave address are the device address. The physical device address is defined by the state of the A0-A3 inputs. The X9221A compares the serial data stream with the address input state; a successful compare of all four address bits is required for the X9221A to respond with an acknowledge. Acknowledge Polling The disabling of the inputs, during the internal nonvol- atile write operation, can be used to take advantage of the typical 5ms EEPROM write cycle time. Once the stop condition is issued to indicate the end of the non- volatile write command the X9221A initiates the inter- nal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the device slave address. If the X9221A is still busy with the write operation no ACK will be returned. If the X9221A has completed the write oper- ation an ACK will be returned and the master can then proceed with the next operation. Flow 1. ACK Polling Sequence 1 0 0 A3 A2 A1 A0 Device Type Identifier Device Address 1 Nonvolatile Write Command Completed Enter ACK Polling Issue START Issue Slave Address ACK Returned? Further Operation? Issue Instruction Proceed Issue STOP NO YES YES Proceed Issue STOP NO X9221A |
Similar Part No. - X9221AUPI |
|
Similar Description - X9221AUPI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |