Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

X5325V14I Datasheet(PDF) 8 Page - Intersil Corporation

Part # X5325V14I
Description  CPU Supervisor with 32Kb SPI EEPROM
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X5325V14I Datasheet(HTML) 8 Page - Intersil Corporation

Back Button X5325V14I Datasheet HTML 4Page - Intersil Corporation X5325V14I Datasheet HTML 5Page - Intersil Corporation X5325V14I Datasheet HTML 6Page - Intersil Corporation X5325V14I Datasheet HTML 7Page - Intersil Corporation X5325V14I Datasheet HTML 8Page - Intersil Corporation X5325V14I Datasheet HTML 9Page - Intersil Corporation X5325V14I Datasheet HTML 10Page - Intersil Corporation X5325V14I Datasheet HTML 11Page - Intersil Corporation X5325V14I Datasheet HTML 12Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 21 page
background image
8
FN8131.1
October 27, 2005
The Write Enable Latch (WEL) bit indicates the sta-
tus of the write enable latch. When WEL = 1, the
latch is set HIGH and when WEL = 0 the latch is reset
LOW. The WEL bit is a volatile, read only bit. It can
be set by the WREN instruction and can be reset by
the WRDS instruction.
The block lock bits, BL0 and BL1, set the level of block
lock protection. These nonvolatile bits are programmed
using the WRSR instruction and allow the user to protect
one quarter, one half, all or none of the EEPROM array.
Any portion of the array that is block lock protected can
be read but not written. It will remain protected until the
BL bits are altered to disable block lock protection of that
portion of memory.
The watchdog timer bits, WD0 and WD1, select the
watchdog time out period. These nonvolatile bits are
programmed with the WRSR instruction.
The FLAG bit shows the status of a volatile latch that
can be set and reset by the system using the SFLB
and RFLB instructions. The flag bit is automatically
reset upon power-up. This flag can be used by the
system to determine whether a reset occurs as a
result of a watchdog time out or power failure.
Notes: 1.
The Watch Dog Timer is shipped disabled. (WD1 = 1,
WD0 = 1)
2.
The factory default for Memory Block Protection is
‘None’. (BL1 = 0, BL0 = 0)
Figure 5. Read EEPROM Array Sequence
Status
Register Bits
Array Addresses Protected
BL1
BL0
X5323/X5325
0
0
None (factory default)
0
1
$0C00-$0FFF
1
0
$0800-$0FFF
1
1
$0000-$0FFF
Status Register Bits
Watchdog Time Out
(Typical)
WD1
WD0
0
0
1.4 seconds
0
1
600 milliseconds
1
0
200 milliseconds
1
1
disabled (factory default)
0
1
2
3
4
5
6
7
8
9
10
20 21 22 23 24 25
26 27 28 29 30
7
6
543
21
0
Data Out
CS
SCK
SI
SO
MSB
High Impedance
Instruction
16 Bit Address
15 14 13
3
2
1
0
X5323, X5325


Similar Part No. - X5325V14I

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X5325 INTERSIL-X5325 Datasheet
347Kb / 20P
   CPU Supervisor with 32kBit SPI EEPROM
logo
Renesas Technology Corp
X5325 RENESAS-X5325 Datasheet
802Kb / 19P
   CPU Supervisor with 32kBit SPI EEPROM
X5325S8IZ RENESAS-X5325S8IZ Datasheet
802Kb / 19P
   CPU Supervisor with 32kBit SPI EEPROM
X5325S8IZ-2.7 RENESAS-X5325S8IZ-2.7 Datasheet
802Kb / 19P
   CPU Supervisor with 32kBit SPI EEPROM
X5325S8IZ-2.7A RENESAS-X5325S8IZ-2.7A Datasheet
802Kb / 19P
   CPU Supervisor with 32kBit SPI EEPROM
More results

Similar Description - X5325V14I

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X5083 INTERSIL-X5083 Datasheet
348Kb / 20P
   CPU Supervisor with 9Kbit SPI EEPROM
X5323S8IZT1 INTERSIL-X5323S8IZT1 Datasheet
347Kb / 20P
   CPU Supervisor with 32kBit SPI EEPROM
X5163S8IZT1 INTERSIL-X5163S8IZT1 Datasheet
434Kb / 1P
   CPU Supervisor with 16Kbit SPI EEPROM
August 13, 2015
X5648 INTERSIL-X5648 Datasheet
300Kb / 18P
   CPU Supervisor with 64Kbit SPI EEPROM
X5168 INTERSIL-X5168 Datasheet
364Kb / 19P
   CPU Supervisor with 16Kbit SPI EEPROM
logo
Xicor Inc.
X5083 XICOR-X5083 Datasheet
115Kb / 21P
   CPU Supervisor with 8Kbit SPI EEPROM
logo
Intersil Corporation
X5083 INTERSIL-X5083_06 Datasheet
320Kb / 21P
   CPU Supervisor with 8Kbit SPI EEPROM
X5168 INTERSIL-X5168_06 Datasheet
343Kb / 20P
   CPU Supervisor with 16Kbit SPI EEPROM
logo
Renesas Technology Corp
X5163 RENESAS-X5163 Datasheet
871Kb / 22P
   CPU Supervisor with 16Kbit SPI EEPROM
logo
Xicor Inc.
X5645 XICOR-X5645 Datasheet
117Kb / 19P
   CPU Supervisor with 64Kbit SPI EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com