X9400WV24 datasheet(4/21 Pages) INTERSIL

Part #	X9400WV24

Description	Low Noise/Low Power/SPI Bus

Download	21 Pages

Scroll/Zoom	100%

Manufacturer	INTERSIL [Intersil Corporation]

Direct Link	http://www.intersil.com/cda/home

Logo

4 / 21 page

4

FN8189.1

March 31, 2005

Figure 1. Detailed Potentiometer Block Diagram

Write in Process

The contents of the Data Registers are saved to

nonvolatile memory when the CS pin goes from LOW

to HIGH after a complete write sequence is received

by the device. The progress of this internal write

operation can be monitored by a write in process bit

(WIP). The WIP bit is read with a read status

command.

INSTRUCTIONS

Identification (ID) Byte

The first byte sent to the X9400 from the host,

following a CS going HIGH to LOW, is called the

Identification byte. The most significant four bits of the

slave address are a device type identifier, for the

X9400 this is fixed as 0101[B] (refer to Figure 2).

The two least significant bits in the ID byte select one

of four devices on the bus. The physical device

address is defined by the state of the A0 - A1 input

pins. The X9400 compares the serial data stream with

the address input state; a successful compare of both

address bits is required for the X9400 to successfully

continue the command sequence. The A0 - A1 inputs can

be actively driven by CMOS input signals or tied to VCC

or VSS.

The remaining two bits in the slave byte must be set to 0.

Figure 2. Identification Byte Format

Instruction Byte

The next byte sent to the X9400 contains the

instruction and register pointer information. The four

most significant bits are the instruction. The next four

bits point to one of the four pots and, when applicable,

they point to one of four associated registers. The

format is shown below in Figure 3.

Serial Data Path

From Interface

Circuitry

Register 0

Register 1

Register 2

Register 3

Serial

Bus

Input

Parallel

Bus

Input

Wiper

Counter

Register

INC/DEC

Logic

UP/DN

CLK

Modified SCL

UP/DN

VH/RH

VL/RL

VW/RW

If WCR = 00[H] then VW/RW = VL/RL

If WCR = 3F[H] then VW/RW = VH/RH

8

6

C

o

u

n

t

e

r

D

e

c

o

d

e

(WCR)

(One of Four Arrays)

1

00

0

A1

A0

Device Type

Identifier

Device Address

1

X9400

Similar Part No. - X9400WV24

Manufacturer	Part #	Datasheet	Description
Intersil Corporation	X9400WV24	356Kb / 19P	Quad Digitally Controlled Potentiometers
	X9400WV24-2.7	356Kb / 19P	Quad Digitally Controlled Potentiometers
	X9400WV24I	356Kb / 19P	Quad Digitally Controlled Potentiometers
	X9400WV24I-2.7	356Kb / 19P	Quad Digitally Controlled Potentiometers
	X9400WV24IZ	356Kb / 19P	Quad Digitally Controlled Potentiometers

More results

Similar Description - X9400WV24

Manufacturer	Part #	Datasheet	Description
Renesas Technology Corp	X9410	479Kb / 21P	Low Noise/Low Power/SPI Bus October 12, 2006
Intersil Corporation	X9401	371Kb / 20P	Low Noise/Low Power/SPI Bus
	X9410	376Kb / 21P	Low Noise/Low Power/SPI Bus
	ISL22426	627Kb / 15P	Low Noise, Low Power, SPI Bus, 128 Taps
	X9250	359Kb / 20P	Low Noise/Low Power/SPI Bus/256 Taps
	ISL22424TFV14Z	760Kb / 20P	Low Noise, Low Power, SPI® Bus, 256 Taps September 9, 2015
	ISL22414TFU10Z	697Kb / 17P	Low Noise, Low Power, SPI® Bus, 256 Taps September 9, 2015
	ISL22429	403Kb / 13P	Low Noise, Low Power, SPI Bus, 128 Taps, Wiper Only
	ISL22419	406Kb / 13P	Low Noise, Low Power, SPI Bus, 128 Taps, Wiper Only
Renesas Technology Corp	X9400	819Kb / 20P	Low Noise/Low Power/SPI Bus Quad Digitally Controlled Potentiometers (XDCP??

More results

X9400WV24 Datasheet(PDF) 4 Page - Intersil Corporation

X9400WV24 Datasheet(HTML) 4 Page - Intersil Corporation

Similar Part No. - X9400WV24

Similar Description - X9400WV24

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

Datasheet Download

Link URL