X40434S14I-A datasheet(7/24 Pages) INTERSIL

Part #	X40434S14I-A

Description	Triple Voltage Monitor with Integrated CPU Supervisor

Download	24 Pages

Scroll/Zoom	100%

Manufacturer	INTERSIL [Intersil Corporation]

Direct Link	http://www.intersil.com/cda/home

Logo

7 / 24 page

7

FN8251.0

July 29, 2005

Figure 6. VTRIPX Set/Reset Sequence (X = 1, 2, 3)

WEL: Write Enable Latch (Volatile)

The WEL bit controls the access to the memory and to

the Register during a write operation. This bit is a vola-

tile latch that powers up in the LOW (disabled) state.

While the WEL bit is LOW, writes to any address,

including any control registers will be ignored (no

acknowledge will be issued after the Data Byte). The

WEL bit is set by writing a “1” to the WEL bit and

zeroes to the other bits of the control register.

Once set, WEL remains set until either it is reset to 0

(by writing a “0” to the WEL bit and zeroes to the other

bits of the control register) or until the part powers up

again. Writes to the WEL bit do not cause a high volt-

age write cycle, so the device is ready for the next

operation immediately after the stop condition.

BP: Block Protect Bits (Nonvolatile)

The Block Protect Bit BP, determines which blocks of

the array are write protected. A write to a protected

block of memory is ignored. The block protect bit will

prevent write operations to half or none of the array.

VTRIPX Programming

Apply VCC and Voltage

Decrease VX

Actual VTRIPX -

Desired VTRIPX

DONE

Set Higher VX Sequence

Error < MDE–

| Error | < | MDE |

YES

NO

Error > MDE+

> Desired VTRIPX to VX

Desired

Present Value

VTRIPX<

Execute

No

YES

Execute

VTRIPX Reset Sequence

Set VX = desired VTRIPX

New VX applied =

Old VX applied + | Error |

New VX applied =

Old VX applied - | Error |

Execute Reset VTRIPX

Sequence

Output Switches?

Note: X = 1, 2, 3

Let: MDE = Maximum Desired Error

Vx = VCC, VxMON

MDE+

Desired Value

MDE–

Acceptable

Error Range

Error = Actual - Desired

BP

Protected Addresses

(Size)

Memory Array

Lock

0

None

1

100h – 1FFh (256 bytes)

Upper Half of

Memory Array

X40430, X40431, X40434, X40435

Similar Part No. - X40434S14I-A

Manufacturer	Part #	Datasheet	Description
Intersil Corporation	X40434S14I-A	405Kb / 26P	Triple Voltage Monitor with Integrated CPU Supervisor
Renesas Technology Corp	X40434S14I-A	1,014Kb / 26P	4Kbit EEPROM Triple Voltage Monitor with Integrated CPU Supervisor May 24, 2006

More results

Similar Description - X40434S14I-A

Manufacturer	Part #	Datasheet	Description
Intersil Corporation	X40430	405Kb / 26P	Triple Voltage Monitor with Integrated CPU Supervisor
Renesas Technology Corp	X40030	917Kb / 23P	Triple Voltage Monitor with Integrated CPU Supervisor
Intersil Corporation	X40030	344Kb / 23P	Triple Voltage Monitor with Integrated CPU Supervisor
Intersil Corporation	X40030	354Kb / 24P	Triple Voltage Monitor with Integrated CPU Supervisor
Renesas Technology Corp	X40430	1,014Kb / 26P	4Kbit EEPROM Triple Voltage Monitor with Integrated CPU Supervisor May 24, 2006
Xicor Inc.	X40430	419Kb / 24P	4kbit EEPROM, Triple Voltage Monitor with Integrated CPU Supervisor
Intersil Corporation	X40030	322Kb / 21P	Triple Voltage Monitor with Intergrated CPU Supervisor
Renesas Technology Corp	X40010	933Kb / 24P	Dual Voltage Monitor with Integrated CPU Supervisor March 28, 2005
Xicor Inc.	X40010	124Kb / 25P	Dual Voltage Monitor with Integrated CPU Supervisor
Renesas Technology Corp	X40410	914Kb / 24P	4kbit EEPROM Dual Voltage Monitor with Integrated CPU Supervisor March 28, 2005

More results

X40434S14I-A Datasheet(PDF) 7 Page - Intersil Corporation

X40434S14I-A Datasheet(HTML) 7 Page - Intersil Corporation

Similar Part No. - X40434S14I-A

Similar Description - X40434S14I-A

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL