Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

X40411V8-A Datasheet(PDF) 11 Page - Intersil Corporation

Part # X40411V8-A
Description  Dual Voltage Monitor with Intergrated CPU Supervisor
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X40411V8-A Datasheet(HTML) 11 Page - Intersil Corporation

Back Button X40411V8-A Datasheet HTML 7Page - Intersil Corporation X40411V8-A Datasheet HTML 8Page - Intersil Corporation X40411V8-A Datasheet HTML 9Page - Intersil Corporation X40411V8-A Datasheet HTML 10Page - Intersil Corporation X40411V8-A Datasheet HTML 11Page - Intersil Corporation X40411V8-A Datasheet HTML 12Page - Intersil Corporation X40411V8-A Datasheet HTML 13Page - Intersil Corporation X40411V8-A Datasheet HTML 14Page - Intersil Corporation X40411V8-A Datasheet HTML 15Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
11
FN8116.0
March 28, 2005
Stops and Write Modes
Stop conditions that terminate write operations must
be sent by the master after sending at least 1 full data
byte plus the subsequent ACK signal. If a stop is
issued in the middle of a data byte, or before 1 full
data byte plus its associated ACK is sent, then the
device will reset itself without performing the write. The
contents of the array will not be effected.
Acknowledge Polling
The disabling of the inputs during high voltage cycles
can be used to take advantage of the typical 5ms write
cycle time. Once the stop condition is issued to indi-
cate the end of the master’s byte load operation, the
device initiates the internal high voltage cycle.
Acknowledge polling can be initiated immediately. To
do this, the master issues a start condition followed by
the Slave Address Byte for a write or read operation. If
the device is still busy with the high voltage cycle then
no ACK will be returned. If the device has completed
the write operation, an ACK will be returned and the
host can then proceed with the read or write operation.
See Figure 12.
Serial Read Operations
Read operations are initiated in the same manner as
write operations with the exception that the R/W bit of
the Slave Address Byte is set to one. There are three
basic read operations: Current Address Reads, Ran-
dom Reads, and Sequential Reads.
Current Address Read
Internally the device contains an address counter that
maintains the address of the last word read incre-
mented by one. Therefore, if the last read was to
address n, the next read operation would access data
from address n+1. On power-up, the address of the
address counter is undefined, requiring a read or write
operation for initialization.
Upon receipt of the Slave Address Byte with the R/W
bit set to one, the device issues an acknowledge and
then transmits the eight bits of the Data Byte. The
master terminates the read operation when it does not
respond with an acknowledge during the ninth clock
and then issues a stop condition. See Figure 13 for the
address, acknowledge, and data transfer sequence.
Figure 12. Acknowledge Polling Sequence
It should be noted that the ninth clock cycle of the read
operation is not a “don’t care.” To terminate a read
operation, the master must either issue a stop condi-
tion during the ninth cycle or hold SDA HIGH during
the ninth clock cycle and then issue a stop condition.
Random Read
Random read operation allows the master to access any
memory location in the array. Prior to issuing the Slave
Address Byte with the R/W bit set to one, the master
must first perform a “dummy” write operation. The master
issues the start condition and the Slave Address Byte,
receives an acknowledge, then issues the Word Address
Bytes. After acknowledging receipts of the Word Address
Bytes, the master immediately issues another start con-
dition and the Slave Address Byte with the R/W bit set to
one. This is followed by an acknowledge from the device
and then by the eight bit word. The master terminates the
read operation by not responding with an acknowledge
and then issuing a stop condition. See Figure 14 for the
address, acknowledge, and data transfer sequence.
ACK
Returned?
Issue Slave Address
Byte (Read or Write)
Byte Load Completed
by Issuing STOP.
Enter ACK Polling
Issue STOP
Issue START
NO
YES
High Voltage Cycle
Complete. Continue
Command Sequence?
Issue STOP
NO
Continue Normal
Read or Write
Command Sequence
PROCEED
YES
X40410, X40411, X40414, X40415


Similar Part No. - X40411V8-A

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
X40411V8-A RENESAS-X40411V8-A Datasheet
914Kb / 24P
   4kbit EEPROM Dual Voltage Monitor with Integrated CPU Supervisor
March 28, 2005
More results

Similar Description - X40411V8-A

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X40010 INTERSIL-X40010 Datasheet
372Kb / 24P
   Dual Voltage Monitor with Intergrated CPU Supervisor
X40030 INTERSIL-X40030 Datasheet
322Kb / 21P
   Triple Voltage Monitor with Intergrated CPU Supervisor
X40020 INTERSIL-X40020 Datasheet
346Kb / 24P
   Dual Voltage Monitor with Intergrated CPU Supervisor and System Battery Switch
logo
Renesas Technology Corp
X40010 RENESAS-X40010 Datasheet
933Kb / 24P
   Dual Voltage Monitor with Integrated CPU Supervisor
March 28, 2005
logo
Xicor Inc.
X40010 XICOR-X40010 Datasheet
124Kb / 25P
   Dual Voltage Monitor with Integrated CPU Supervisor
logo
Renesas Technology Corp
X40410 RENESAS-X40410 Datasheet
914Kb / 24P
   4kbit EEPROM Dual Voltage Monitor with Integrated CPU Supervisor
March 28, 2005
logo
Intersil Corporation
X40430 INTERSIL-X40430_06 Datasheet
405Kb / 26P
   Triple Voltage Monitor with Integrated CPU Supervisor
logo
Renesas Technology Corp
X40030 RENESAS-X40030 Datasheet
917Kb / 23P
   Triple Voltage Monitor with Integrated CPU Supervisor
logo
Intersil Corporation
X40430 INTERSIL-X40430 Datasheet
381Kb / 24P
   Triple Voltage Monitor with Integrated CPU Supervisor
X40030 INTERSIL-X40030_13 Datasheet
344Kb / 23P
   Triple Voltage Monitor with Integrated CPU Supervisor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com