Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ST7DALI Datasheet(PDF) 82 Page - STMicroelectronics

Part # ST7DALI
Description  8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI, DALI
Download  141 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7DALI Datasheet(HTML) 82 Page - STMicroelectronics

Back Button ST7DALI Datasheet HTML 78Page - STMicroelectronics ST7DALI Datasheet HTML 79Page - STMicroelectronics ST7DALI Datasheet HTML 80Page - STMicroelectronics ST7DALI Datasheet HTML 81Page - STMicroelectronics ST7DALI Datasheet HTML 82Page - STMicroelectronics ST7DALI Datasheet HTML 83Page - STMicroelectronics ST7DALI Datasheet HTML 84Page - STMicroelectronics ST7DALI Datasheet HTML 85Page - STMicroelectronics ST7DALI Datasheet HTML 86Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 141 page
background image
ST7DALI
82/141
SERIAL PERIPHERAL INTERFACE (Cont’d)
11.5.3.3 Master Mode Operation
In master mode, the serial clock is output on the
SCK pin. The clock frequency, polarity and phase
are configured by software (refer to the description
of the SPICSR register).
Note: The idle state of SCK must correspond to
the polarity selected in the SPICSR register (by
pulling up SCK if CPOL=1 or pulling down SCK if
CPOL=0).
To operate the SPI in master mode, perform the
following steps in order (if the SPICSR register is
not written first, the SPICR register setting (MSTR
bit ) may be not taken into account):
1. Write to the SPICR register:
– Select the clock frequency by configuring the
SPR[2:0] bits.
– Select the clock polarity and clock phase by
configuring the CPOL and CPHA bits. Figure
49 shows the four possible configurations.
Note: The slave must have the same CPOL
and CPHA settings as the master.
2. Write to the SPICSR register:
– Either set the SSM bit and set the SSI bit or
clear the SSM bit and tie the SS pin high for
the complete byte transmit sequence.
3. Write to the SPICR register:
– Set the MSTR and SPE bits
Note: MSTR and SPE bits remain set only if
SS is high.
The transmit sequence begins when software
writes a byte in the SPIDR register.
11.5.3.4 Master Mode Transmit Sequence
When software writes to the SPIDR register, the
data byte is loaded into the 8-bit shift register and
then shifted out serially to the MOSI pin most sig-
nificant bit first.
When data transfer is complete:
– The SPIF bit is set by hardware
– An interrupt request is generated if the SPIE
bit is set and the interrupt mask in the CCR
register is cleared.
Clearing the SPIF bit is performed by the following
software sequence:
1. An access to the SPICSR register while the
SPIF bit is set
2. A read to the SPIDR register.
Note: While the SPIF bit is set, all writes to the
SPIDR register are inhibited until the SPICSR reg-
ister is read.
11.5.3.5 Slave Mode Operation
In slave mode, the serial clock is received on the
SCK pin from the master device.
To operate the SPI in slave mode:
1. Write to the SPICSR register to perform the fol-
lowing actions:
– Select the clock polarity and clock phase by
configuring the CPOL and CPHA bits (see
Figure 49).
Note: The slave must have the same CPOL
and CPHA settings as the master.
– Manage the SS pin as described in Section
11.5.3.2 and Figure 47. If CPHA=1 SS must
be held low continuously. If CPHA=0 SS must
be held low during byte transmission and
pulled up between each byte to let the slave
write in the shift register.
2. Write to the SPICR register to clear the MSTR
bit and set the SPE bit to enable the SPI I/O
functions.
11.5.3.6 Slave Mode Transmit Sequence
When software writes to the SPIDR register, the
data byte is loaded into the 8-bit shift register and
then shifted out serially to the MISO pin most sig-
nificant bit first.
The transmit sequence begins when the slave de-
vice receives the clock signal and the most signifi-
cant bit of the data on its MOSI pin.
When data transfer is complete:
– The SPIF bit is set by hardware
– An interrupt request is generated if SPIE bit is
set and interrupt mask in the CCR register is
cleared.
Clearing the SPIF bit is performed by the following
software sequence:
1. An access to the SPICSR register while the
SPIF bit is set.
2. A write or a read to the SPIDR register.
Notes: While the SPIF bit is set, all writes to the
SPIDR register are inhibited until the SPICSR reg-
ister is read.
The SPIF bit can be cleared during a second
transmission; however, it must be cleared before
the second SPIF bit in order to prevent an Overrun
condition (see Section 11.5.5.2).
1


Similar Part No. - ST7DALI

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
ST7DALI-EVAL STMICROELECTRONICS-ST7DALI-EVAL Datasheet
59Kb / 3P
   ST7DALI-EVAL evaluation kit
ST7DALIF2 STMICROELECTRONICS-ST7DALIF2 Datasheet
1Mb / 171P
   Configurable watchdog timer
February 2009 Rev 3
More results

Similar Description - ST7DALI

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
ST7LITE2 STMICROELECTRONICS-ST7LITE2 Datasheet
1Mb / 131P
   8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
August 2003 Rev. 2.0
ST7LITE0 STMICROELECTRONICS-ST7LITE0 Datasheet
1Mb / 122P
   8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
August 2003 Rev. 2.4
ST7FLIT19BF1B6 STMICROELECTRONICS-ST7FLIT19BF1B6 Datasheet
2Mb / 159P
   8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI
ST7LITE1XB STMICROELECTRONICS-ST7LITE1XB Datasheet
2Mb / 157P
   8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI
ST7LITE1XB STMICROELECTRONICS-ST7LITE1XB_08 Datasheet
2Mb / 159P
   8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI
ST7LITE1 STMICROELECTRONICS-ST7LITE1 Datasheet
1Mb / 131P
   8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 4 TIMERS, SPI
December 2004 Rev. 2.0
ST7FLIT15BF1M6 STMICROELECTRONICS-ST7FLIT15BF1M6 Datasheet
2Mb / 159P
   8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI
ST7L05 STMICROELECTRONICS-ST7L05 Datasheet
1Mb / 104P
   8-bit MCU for automotive with single voltage Flash memory, data EEPROM, ADC, timers, SPI
ST7LITE3 STMICROELECTRONICS-ST7LITE3 Datasheet
3Mb / 167P
   8-BIT MCU WITH SINGLE VOLTAGE FLASH, DATA EEPROM, ADC, TIMERS, SPI, LINSCI
ST7LITE3XF2 STMICROELECTRONICS-ST7LITE3XF2 Datasheet
2Mb / 173P
   8-bit MCU with single voltage Flash, data EEPROM, ADC, timers, SPI, LINSCI?
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com