Electronic Components Datasheet Search
Selected language     English  ▼


ST7DALI Datasheet(PDF) 84 Page - STMicroelectronics

Part No. ST7DALI
Description  8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI, DALI
Download  141 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo 

 84 page
background image
ST7DALI
84/141
SERIAL PERIPHERAL INTERFACE (Cont’d)
11.5.5 Error Flags
11.5.5.1 Master Mode Fault (MODF)
Master mode fault occurs when the master device
has its SS pin pulled low.
When a Master mode fault occurs:
– The MODF bit is set and an SPI interrupt re-
quest is generated if the SPIE bit is set.
– The SPE bit is reset. This blocks all output
from the Device and disables the SPI periph-
eral.
– The MSTR bit is reset, thus forcing the Device
into slave mode.
Clearing the MODF bit is done through a software
sequence:
1. A read access to the SPICSR register while the
MODF bit is set.
2. A write to the SPICR register.
Notes: To avoid any conflicts in an application
with multiple slaves, the SS pin must be pulled
high during the MODF bit clearing sequence. The
SPE and MSTR bits may be restored to their orig-
inal state during or after this clearing sequence.
Hardware does not allow the user to set the SPE
and MSTR bits while the MODF bit is set except in
the MODF bit clearing sequence.
In a slave device, the MODF bit can not be set, but
in a multi master configuration the Device can be in
slave mode with the MODF bit set.
The MODF bit indicates that there might have
been a multi-master conflict and allows software to
handle this using an interrupt routine and either
perform to a reset or return to an application de-
fault state.
11.5.5.2 Overrun Condition (OVR)
An overrun condition occurs, when the master de-
vice has sent a data byte and the slave device has
not cleared the SPIF bit issued from the previously
transmitted byte.
When an Overrun occurs:
– The OVR bit is set and an interrupt request is
generated if the SPIE bit is set.
In this case, the receiver buffer contains the byte
sent after the SPIF bit was last cleared. A read to
the SPIDR register returns this byte. All other
bytes are lost.
The OVR bit is cleared by reading the SPICSR
register.
11.5.5.3 Write Collision Error (WCOL)
A write collision occurs when the software tries to
write to the SPIDR register while a data transfer is
taking place with an external device. When this
happens, the transfer continues uninterrupted;
and the software write will be unsuccessful.
Write collisions can occur both in master and slave
mode. See also Section 11.5.3.2 Slave Select
Management.
Note: a "read collision" will never occur since the
received data byte is placed in a buffer in which
access is always synchronous with the CPU oper-
ation.
The WCOL bit in the SPICSR register is set if a
write collision occurs.
No SPI interrupt is generated when the WCOL bit
is set (the WCOL bit is a status flag only).
Clearing the WCOL bit is done through a software
sequence (see Figure 50).
Figure 50. Clearing the WCOL bit (Write Collision Flag) Software Sequence
Clearing sequence after SPIF = 1 (end of a data byte transfer)
1st Step
Read SPICSR
Read SPIDR
2nd Step
SPIF =0
WCOL=0
Clearing sequence before SPIF = 1 (during a data byte transfer)
1st Step
2nd Step
WCOL=0
Read SPICSR
Read SPIDR
Note: Writing to the SPIDR regis-
ter instead of reading it does not
reset the WCOL bit
RESULT
RESULT
1




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
ST7LITE18-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY DATA EEPROM ADC 4 TIMERS SPI 1 2 3 4 5 MoreSTMicroelectronics
ST7LITE08-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY DATA EEPROM ADC TIMERS SPI 1 2 3 4 5 MoreSTMicroelectronics
ST7LITE28-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY DATA EEPROM ADC TIMERS SPI 1 2 3 4 5 MoreSTMicroelectronics
ST7LITE38-BIT MCU WITH SINGLE VOLTAGE FLASH DATA EEPROM ADC TIMERS SPI LINSCI 1 2 3 4 5 MoreSTMicroelectronics
ST72334J8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY ADC 16-BIT TIMERS SPI SCI INTERFACES 1 2 3 4 5 MoreSTMicroelectronics
ST72104G8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY ADC 16-BIT TIMERS SPI I2C INTERFACES 1 2 3 4 5 MoreSTMicroelectronics
ST7262LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS FLASH OR ROM MEMORY LVD WDG 10-BIT ADC 2 TIMERS SCI SPI 1 2 3 4 5 MoreSTMicroelectronics
ST72260G8-BIT MCU WITH FLASH OR ROM MEMORY ADC TWO 16-BIT TIMERS I2C SPI SCI INTERFACES 1 2 3 4 5 MoreSTMicroelectronics
ST72311R8-BIT MCU WITH NESTED INTERRUPTS EEPROM ADC 16-BIT TIMERS 8-BIT PWM ART SPI SCI CAN INTERFACES 1 2 3 4 5 MoreSTMicroelectronics

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl