Electronic Components Datasheet Search
Selected language     English  ▼


ST7DALI Datasheet(PDF) 34 Page - STMicroelectronics

Part No. ST7DALI
Description  8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI, DALI
Download  141 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo 

 34 page
background image
ST7DALI
34/141
8 INTERRUPTS
The ST7 core may be interrupted by one of two dif-
ferent methods: maskable hardware interrupts as
listed in the Interrupt Mapping Table and a non-
maskable software interrupt (TRAP). The Interrupt
processing flowchart is shown in Figure 19.
The maskable interrupts must be enabled by
clearing the I bit in order to be serviced. However,
disabled interrupts may be latched and processed
when they are enabled (see external interrupts
subsection).
Note: After reset, all interrupts are disabled.
When an interrupt has to be serviced:
– Normal processing is suspended at the end of
the current instruction execution.
– The PC, X, A and CC registers are saved onto
the stack.
– The I bit of the CC register is set to prevent addi-
tional interrupts.
– The PC is then loaded with the interrupt vector of
the interrupt to service and the first instruction of
the interrupt service routine is fetched (refer to
the Interrupt Mapping Table for vector address-
es).
The interrupt service routine should finish with the
IRET instruction which causes the contents of the
saved registers to be recovered from the stack.
Note: As a consequence of the IRET instruction,
the I bit will be cleared and the main program will
resume.
Priority Management
By default, a servicing interrupt cannot be inter-
rupted because the I bit is set by hardware enter-
ing in interrupt routine.
In the case when several interrupts are simultane-
ously pending, an hardware priority defines which
one will be serviced first (see the Interrupt Map-
ping Table).
Interrupts and Low Power Mode
All interrupts allow the processor to leave the
WAIT low power mode. Only external and specifi-
cally mentioned interrupts allow the processor to
leave the HALT low power mode (refer to the “Exit
from HALT“ column in the Interrupt Mapping Ta-
ble).
8.1 NON MASKABLE SOFTWARE INTERRUPT
This interrupt is entered when the TRAP instruc-
tion is executed regardless of the state of the I bit.
It will be serviced according to the flowchart on
Figure 19.
8.2 EXTERNAL INTERRUPTS
External interrupt vectors can be loaded into the
PC register if the corresponding external interrupt
occurred and if the I bit is cleared. These interrupts
allow the processor to leave the Halt low power
mode.
The external interrupt polarity is selected through
the miscellaneous register or interrupt register (if
available).
An external interrupt triggered on edge will be
latched and the interrupt request automatically
cleared upon entering the interrupt service routine.
Caution: The type of sensitivity defined in the Mis-
cellaneous or Interrupt register (if available) ap-
plies to the ei source.
8.3 PERIPHERAL INTERRUPTS
Different peripheral interrupt flags in the status
register are able to cause an interrupt when they
are active if both:
– The I bit of the CC register is cleared.
– The corresponding enable bit is set in the control
register.
If any of these two conditions is false, the interrupt
is latched and thus remains pending.
Clearing an interrupt request is done by:
– Writing “0” to the corresponding bit in the status
register or
– Access to the status register while the flag is set
followed by a read or write of an associated reg-
ister.
Note: the clearing sequence resets the internal
latch. A pending interrupt (i.e. waiting for being en-
abled) will therefore be lost if the clear sequence is
executed.
1




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
ST7LITE18-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY DATA EEPROM ADC 4 TIMERS SPI 1 2 3 4 5 MoreSTMicroelectronics
ST7LITE08-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY DATA EEPROM ADC TIMERS SPI 1 2 3 4 5 MoreSTMicroelectronics
ST7LITE28-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY DATA EEPROM ADC TIMERS SPI 1 2 3 4 5 MoreSTMicroelectronics
ST7LITE38-BIT MCU WITH SINGLE VOLTAGE FLASH DATA EEPROM ADC TIMERS SPI LINSCI 1 2 3 4 5 MoreSTMicroelectronics
ST72334J8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY ADC 16-BIT TIMERS SPI SCI INTERFACES 1 2 3 4 5 MoreSTMicroelectronics
ST72104G8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY ADC 16-BIT TIMERS SPI I2C INTERFACES 1 2 3 4 5 MoreSTMicroelectronics
ST7262LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS FLASH OR ROM MEMORY LVD WDG 10-BIT ADC 2 TIMERS SCI SPI 1 2 3 4 5 MoreSTMicroelectronics
ST72260G8-BIT MCU WITH FLASH OR ROM MEMORY ADC TWO 16-BIT TIMERS I2C SPI SCI INTERFACES 1 2 3 4 5 MoreSTMicroelectronics
ST72311R8-BIT MCU WITH NESTED INTERRUPTS EEPROM ADC 16-BIT TIMERS 8-BIT PWM ART SPI SCI CAN INTERFACES 1 2 3 4 5 MoreSTMicroelectronics

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl