 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ZL50015QCC1 Datasheet(PDF) 1 Page - Zarlink Semiconductor Inc |
|
||||||||||||||||||||||||||||||
ZL50015QCC1 Datasheet(HTML) 1 Page - Zarlink Semiconductor Inc |
|
|
1 / 122 page  1 Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2004-2005, Zarlink Semiconductor Inc. All Rights Reserved. Features • 1024 channel x 1024 channel non-blocking digital Time Division Multiplex (TDM) switch at 4.096, 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and 16.384 Mbps • 16 serial TDM input, 16 serial TDM output streams • Integrated Digital Phase-Locked Loop (DPLL) exceeds Telcordia GR-1244-CORE Stratum 4E specifications • Output clocks have less than 1 ns of jitter (except for the 1.544 MHz output) • DPLL provides holdover, freerun and jitter attenuation features with four independent reference source inputs • Exceptional input clock cycle to cycle variation tolerance (20 ns for all rates) • Output streams can be configured as bi- directional for connection to backplanes • Per-stream input and output data rate conversion selection at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. Input and output data rates can differ • Per-stream high impedance control outputs (STOHZ) for 8 output streams • Per-stream input bit delay with flexible sampling point selection July 2005 Ordering Information ZL50015GAC 256 Ball PBGA Trays ZL50015QCC 256 Lead LQFP Trays ZL50015QCC1 256 Lead LQFP* Trays *Pb Free Matte Tin -40 °C to +85°C ZL50015 Enhanced 1 K Digital Switch with Stratum 4E DPLL Data Sheet Figure 1 - ZL50015 Functional Block Diagram Data Memory Internal Registers & Microprocessor Interface Input Timing Output HiZ Test Port Control OSC DPLL S/P Converter STOHZ[7:0] FPo[3:0] CKo[5:0] STio[15:0] ODE RESET VSS VDD_IO VDD_CORE FPi CKi REF0 Connection Memory Output Timing STi[15:0] REF1 REF2 REF3 FPo_OFF[2:0] REF_FAIL0 REF_FAIL1 REF_FAIL2 REF_FAIL3 P/S Converter OSC_EN MODE_4M0 MODE_4M1 VDD_IOA VDD_COREA Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912, France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08 |
Similar Part No. - ZL50015QCC1 |
|
Similar Description - ZL50015QCC1 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
