Electronic Components Datasheet Search |
|
M5M5Y5672TG-25 Datasheet(PDF) 7 Page - Mitsubishi Electric Semiconductor |
|
M5M5Y5672TG-25 Datasheet(HTML) 7 Page - Mitsubishi Electric Semiconductor |
7 / 27 page MITSUBISHI LSIs M5M5Y5672TG – 25,22,20 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM 7 MITSUBISHI ELECTRIC Advanced Information M5M5Y5672TG REV.0.1 Special Function Burst Cycles The SRAM provides an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode. CLK ADD E1# ADV W# BWx# DQ CQ D(A+3) Write A Burst Write A+1 A D(A+2) D(A+1) D(A) Burst Write A+2 Burst Write A+3 Burst Write A B Write B CLK A ADD E1# ADV W# BWx# DQ CQ Q(A) Q(A+1) Q(A+2) Q(A+3) Read A Burst Read A+1 Burst Read A+2 Burst Read A+3 Read B B Burst Read B+1 Burst Read Burst Write |
Similar Part No. - M5M5Y5672TG-25 |
|
Similar Description - M5M5Y5672TG-25 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |