Electronic Components Datasheet Search |
|
MAX1266 Datasheet(PDF) 4 Page - Maxim Integrated Products |
|
MAX1266 Datasheet(HTML) 4 Page - Maxim Integrated Products |
4 / 19 page 420ksps, +5V, 6-/2-Channel, 12-Bit ADCs with +2.5V Reference and Parallel Interface 4 _______________________________________________________________________________________ tTR 10 40 ns CLOAD = 20pF, Figure 1 RD Rise to Output Disable WR to CLK Fall Setup Time tCWS 60 ns ns CLK Pulse Width High ns CLK Period tCH 40 RD Fall to Output Data Valid tDO 10 50 ns RD Fall to INT High Delay tINT1 50 ns CS Fall to Output Data Valid tDO2 100 ns CLOAD = 20pF, Figure 1 CLOAD = 20pF, Figure 1 CLOAD = 20pF, Figure 1 tCP 132 CLK Pulse Width Low tCL 40 ns Data Valid to WR Rise Time tDS 40 ns WR Rise to Data Valid Hold Time tDH 0 ns CLK Fall to WR Hold Time tCWH 40 ns CS to CLK or WR Setup Time tCSWS 40 ns CLK or WR to CS Hold Time tCSWH 0 ns CS Pulse Width tCS 100 ns WR Pulse Width tWR 60 ns tTC 10 60 ns (Note 8) CLOAD = 20pF, Figure 1 PARAMETER SYMBOL MIN TYP MAX UNITS CONDITIONS CS Rise to Output Disable Note 1: Tested at VDD = +5V, COM = GND, unipolar single-ended input mode. Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after offset and gain errors have been removed. Note 3: Offset nulled. Note 4: On channel is grounded; sine wave applied to off channels. Note 5: Conversion time is defined as the number of clock cycles times the clock period; clock has a 50% duty cycle. Note 6: Input voltage range referenced to negative input. The absolute range for the analog inputs is from GND to VDD. Note 7: External load should not change during conversion for specified accuracy. Note 8: When bit 5 is set low for internal acquisition, WR must not return low until after the first falling clock edge of the conversion. TIMING CHARACTERISTICS (VDD = +5V ±10%, COM = GND, REFADJ = VDD, VREF = +2.5V, 4.7µF capacitor at REF pin, fCLK = 7.6MHz (50% duty cycle), TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) 3k Ω 3k Ω DOUT DOUT VDD a) High-Z to VOH and VOL to VOH b) High-Z to VOL and VOH to VOL CLOAD 20pF CLOAD 20pF Figure 1. Load Circuits for Enable/Disable Times |
Similar Part No. - MAX1266 |
|
Similar Description - MAX1266 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |