Electronic Components Datasheet Search |
|
TM2SN64EPU Datasheet(PDF) 1 Page - Texas Instruments |
|
TM2SN64EPU Datasheet(HTML) 1 Page - Texas Instruments |
1 / 16 page TM2SN64EPU 2097152 BY 64-BIT TM4SN64EPU 4194304 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES SMMS681 – AUGUST 1997 1 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 D Organization: – TM2SN64EPU . . . 2 097 152 x 64 Bits – TM4SN64EPU . . . 4 194 304 x 64 Bits D Single 3.3-V Power Supply ( ±10% Tolerance) D Designed for 66-MHz 4-Clock Systems D JEDEC 168-Pin Dual-In-Line Memory Module (DIMM) Without Buffer for Use With Socket D TM2SN64EPU — Uses Eight 16M-Bit Synchronous Dynamic RAMs (SDRAMs) (2M × 8-Bit) in Plastic Thin Small-Outline Packages (TSOPs) D TM4SN64EPU — Uses Sixteen 16M-Bit SDRAMs (2M × 8-Bit) in Plastic TSOPs D Byte-Read/Write Capability D Performance Ranges: D High-Speed, Low-Noise Low-Voltage TTL (LVTTL) Interface D Read Latencies 2 and 3 Supported D Support Burst-Interleave and Burst-Interrupt Operations D Burst Length Programmable to 1, 2, 4, and 8 D Two Banks for On-Chip Interleaving (Gapless Access) D Ambient Temperature Range 0 °C to 70°C D Gold-Plated Contacts D Pipeline Architecture D Serial Presence-Detect (SPD) Using EEPROM SYNCHRONOUS CLOCK CYCLE TIME ACCESS TIME CLOCK TO OUTPUT REFRESH INTERVAL tCK3 (CL = 3)† tCK2 (CL = 2) tCK3 (CL = 3) tCK2 (CL = 2) ’xSN64EPU-12A‡ 12 ns 15 ns 9 ns 9 ns 64 ms ’xSN64EPU-12 12 ns 18 ns 9 ns 10 ns 64 ms † CL = CAS latency ‡ –12A speed device is supported only at –5 to +10% VDD description The TM2SN64EPU is a 16M-byte, 168-pin dual-in-line memory module (DIMM). The DIMM is composed of eight TMS626812DGE, 2 097 152 x 8-bit SDRAMs, each in a 400-mil, 44-pin plastic thin small-outline package (TSOP) mounted on a substrate with decoupling capacitors. See the TMS626812 data sheet (literature number SMOS687). The TM4SN64EPU is a 32M-byte, 168-pin DIMM. The DIMM is composed of sixteen TMS626812DGE, 2 097 152 x 8-bit SDRAMs, each in a 400-mil, 44-pin plastic TSOP mounted on a substrate with decoupling capacitors. See the TMS626812 data sheet (literature number SMOS687). operation The TM2SN64EPU operates as eight TMS626812DGE devices that are connected as shown in the TM2SN64EPU functional block diagram. The TM4SN64EPU operates as 16 TMS626812DGE devices connected as shown in the TM4SN64EPU functional block diagram. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright © 1997, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
Similar Part No. - TM2SN64EPU |
|
Similar Description - TM2SN64EPU |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |